Effects of Dopant-Segregated Profiles on Schottky Barrier Charge-Trapping Flash Memories

被引:3
|
作者
Shih, Chun-Hsing [1 ]
Luo, Yan-Xiang [1 ,2 ]
机构
[1] Natl Chi Nan Univ, Dept Elect Engn, Nantou 54561, Taiwan
[2] Natl Tsing Hua Univ, Inst Elect Engn, Hsinchu 30013, Taiwan
关键词
Charge-trapping memory; dopant-segregated layer; Schottky barrier; source-side injection; LUCKY-ELECTRON MODEL; ENHANCEMENT; SIMULATION; INJECTION; SONOS;
D O I
10.1109/TED.2014.2311100
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper numerically elucidates the effects of dopant-segregated (DS) profiles on the cell operations for Schottky barrier charge-trapping Flash memories. Various DS profiles were employed to examine the cell conduction, programming, and erasing. The DS profile has a key function in determining the injected mechanisms and locations of cell programming and erasing. The heavy DS layer, concentration of 1 x 10(20) cm(-3), induces the DS Schottky barrier cell to become a conventional-like drain-side injection cell, thereby producing similar programming and erasing characteristics as those of a traditional doped source/drain cell. The light DS profile, concentration lower than 3 x 10(19) cm(-3), retains the DS-structured cell as an intrinsic Schottky barrier-like source-side injection cell. Because the intrinsic Schottky barrier cells generate most of the efficient programming/erasing injections with minimized short-channel effects, it is dispensable to incorporate the DS profiles in Schottky barrier charge-trapping cells.
引用
收藏
页码:1361 / 1368
页数:8
相关论文
共 50 条
  • [31] Transverse Scaling of Schottky Barrier Charge-Trapping Cells for Energy-Efficient Applications
    Teng, Hung-Jin
    Chen, Yu-Hsuan
    Tsai, Jr-Jie
    Chien, Nguyen Dang
    Lien, Chenhsin
    Shih, Chun-Hsing
    CRYSTALS, 2020, 10 (11): : 1 - 17
  • [32] A Compact Model for Program Operation of Gate-All-Around Barrier-Engineered Charge-Trapping NAND Flash Memories
    Choi, Haechan
    Shin, Hyungcheol
    8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 187 - 189
  • [33] Dopant-Segregated Schottky Junction Tuning With Fluorine Pre-Silicidation Ion Implant
    Vega, Reinaldo A.
    Liu, Tsu-Jae King
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (05) : 1084 - 1092
  • [34] Fin Width (Wfin) Dependence of Programming Characteristics on a Dopant-Segregated Schottky-Barrier (DSSB) FinFET SONOS Device for a NOR-Type Flash Memory Device
    Choi, Sung-Jin
    Han, Jin-Woo
    Moon, Dong-Il
    Jang, Moongyu
    Choi, Yang-Kyu
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (01) : 71 - 73
  • [35] 2D physics-based closed-form modeling of dopant-segregated Schottky barrier UTB MOSFETs
    Schwarz, Mike
    Kloes, Alexander
    SOLID-STATE ELECTRONICS, 2014, 99 : 65 - 77
  • [36] Variability Induced by Line Edge Roughness in Double-Gate Dopant-Segregated Schottky MOSFETs
    Yang, Yunxiang
    Yu, Shimeng
    Zeng, Lang
    Du, Gang
    Kang, Jinfeng
    Zhao, Yuning
    Han, Ruqi
    Liu, Xiaoyan
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (02) : 244 - 249
  • [37] Reading Operation and Cell Scalability of Nonvolatile Schottky barrier Multibit Charge-Trapping Memory Cells
    Shih, Chun-Hsing
    Liang, Ji-Ting
    Luo, Yan-Xiang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (06) : 1599 - 1606
  • [38] A Comparative Study of Dopant-Segregated Schottky and Raised Source/Drain Double-Gate MOSFETs
    Vega, Reinaldo A.
    Liu, Tsu-Jae King
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2665 - 2677
  • [39] A Critical Review of Charge-Trapping NAND Flash Devices
    Lue, Hang-Ting
    Lai, Sheng-Chih
    Hsu, Tzu-Hsuan
    Hsiao, Yi-Hsuan
    Du, Pei-Ying
    Wang, Szu-Yu
    Hsieh, Kuang-Yeu
    Liu, Rich
    Lu, Chih-Yuan
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 807 - 810
  • [40] Characterization of dopant segregated Schottky barrier source/drain contacts
    Gudmundsson, Valur
    Hellstrom, Per-Erik
    Zhang, Shi-Li
    Ostling, Mikael
    ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 73 - 76