Design, implementation and testing of the controller for the terabit packet switch

被引：1
|
作者：
Petrovic, Milos [1 ]
Blagojevic, Milos [1 ]
Smiljanic, Aleksandra [1 ,2 ]
Jokovic, Vladimir [1 ]
机构：
[1] Univ Belgrade, Belgrade, Serbia
[2] SUNY Stony Brook, New York, NY USA
来源：
2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING | 2006年
关键词：
D O I：
10.1109/ICCCAS.2006.285001
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The sequential greedy scheduling (SGS) is a scalable algorithm that provides non-blocking in high-capacity packet switches. We implemented the SGS scheduler in the FPGA device, and examined its scalability and speed. Then, we developed the software for design testing. Our testing software confirms the correct functioning of the scheduler. Both, the scheduler implementation, and the testing software are presented in this paper.
引用
收藏
页码：1701 / +
页数：2
相关论文
共 50 条
  • [1] A distributed dynamic scheduling algorithm for a terabit multicast packet switch
    Chen, FH
    Uzun, N
    Akansu, AN
    [J]. NETWORKING 2000, 2000, 1815 : 85 - 97
  • [2] A scalable and modular optical interconnection network for a terabit packet switch
    Wang, TS
    Dixit, SH
    [J]. APPLICATIONS OF PHOTONIC TECHNOLOGY 4: CLOSING THE GAP BETWEEN THEORY, DEVELOPMENT, AND APPLICATION, 2000, 4087 : 66 - 75
  • [3] Design and analysis of a scalable terabit multicast packet switch with dual round robin dynamic link reservation
    Chen, FH
    Uzun, N
    Akansu, AN
    [J]. ATM 2000: PROCEEDINGS OF THE IEEE CONFERENCE 2000 ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2000, : 73 - 82
  • [4] Saturn: A terabit packet switch using dual round-robin
    Chao, HJ
    [J]. GLOBECOM '00: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1- 3, 2000, : 487 - 495
  • [5] Saturn: A terabit packet switch using dual round-robin
    Chao, J
    [J]. IEEE COMMUNICATIONS MAGAZINE, 2000, 38 (12) : 78 - 84
  • [6] The architecture design for a terabit IP switch router
    Yang, J
    Uzun, N
    Papavassiliou, S
    [J]. 2001 IEEE WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2001, : 358 - 362
  • [7] Design and implementation of a shared buffer architecture for a Gigabit Ethernet packet switch
    O'Kane, S
    Sezer, S
    Toal, C
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 283 - 286
  • [8] On the fundamental design gap in terabit per second packet switching
    Verhappen, M
    van der Putten, PHA
    Voeten, JPM
    [J]. EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 371 - 378
  • [9] Design and Implementation of a Carrier Grade Software Defined Telecommunication Switch and Controller
    Mueller, Julius
    Chen, Yuwen
    Reichel, Benjamin
    Vlad, Valentin
    Magedanz, Thomas
    [J]. 2014 IEEE NETWORK OPERATIONS AND MANAGEMENT SYMPOSIUM (NOMS), 2014,
  • [10] A four-Terabit packet switch supporting long round-trip times
    Abel, F
    Minkenberg, C
    Luijten, RP
    Gusat, M
    Iliadis, I
    [J]. IEEE MICRO, 2003, 23 (01) : 10 - 24
12345