A low-power digital filter for decimation and interpolation using approximate processing

被引:1
|
作者
Pan, CJ
机构
来源
1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS | 1997年 / 40卷
关键词
D O I
10.1109/ISSCC.1997.585281
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:102 / 103
页数:2
相关论文
共 50 条
  • [31] High-Speed Low-Power Decimation Filter for Wideband Delta-Sigma ADC
    Xie, Yi
    Zhang, Minglei
    Wei, Baoyue
    Fan, Xiaohua
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 591 - 594
  • [32] Low-Power Ternary Multiplication Using Approximate Computing
    Nagesh, Gode
    Sumalatha, Madipalli
    2024 INTERNATIONAL CONFERENCE ON SOCIAL AND SUSTAINABLE INNOVATIONS IN TECHNOLOGY AND ENGINEERING, SASI-ITE 2024, 2024, : 208 - 212
  • [33] Low-Power Ternary Multiplication Using Approximate Computing
    Kim, Sunmean
    Kang, Yesung
    Baek, Seunghan
    Choi, Youngchang
    Kang, Seokhyeong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (08) : 2947 - 2951
  • [34] Design and implementation of low-power IIR digital filter systems
    Saab, S
    Lu, WS
    Antoniou, A
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 391 - 394
  • [35] Decimation by irrational factor using CIC filter and linear interpolation
    Babic, D
    Vesma, J
    Renfors, M
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 3677 - 3680
  • [36] A low-power digital filter IC via soft DSP
    Hegde, R
    Shanbhag, NR
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 309 - 312
  • [37] New Approximate Multiplier for Low Power Digital Signal Processing
    Farshchi, Farzad
    Abrishami, Muhammad Saeed
    Fakhraie, Sied Mehdi
    2013 17TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2013), 2013, : 25 - 30
  • [38] Low-power digital
    University of California, Davis, CA, United States
    不详
    Dig Tech Pap IEEE Int Solid State Circuits Conf, 2008, (304):
  • [39] Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors
    Ansari, Mohammad Saeed
    Jiang, Honglan
    Cockburn, Bruce F.
    Han, Jie
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2018, 8 (03) : 404 - 416
  • [40] Implementation of a low power decimation filter using 1/3-band IIR filter
    Abed, KH
    Nerurkar, SB
    WCNC 2003: IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE RECORD, VOLS 1-3, 2003, : 460 - 465