Stigmergy-Based Security for SoC Operations From Runtime Performance Degradation of SoC Components

被引:3
|
作者
Guha, Krishnendu [1 ]
Saha, Debasri [1 ]
Chakrabarti, Amlan [1 ]
机构
[1] Univ Calcutta, Dept AK Choudhury Sch Informat Technol, Kolkata, W Bengal, India
关键词
Runtime SoC security; Hardware Trojan Horses (HTH); stigmergy; HARDWARE TROJAN DETECTION; COLONY;
D O I
10.1145/3301279
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The semiconductor design industry of the embedded era has embraced the globalization strategy for system on chip (SoC) design. This involves incorporation of various SoC components or intellectual properties (IPs), procured from various third-party IP (3PIP) vendors. However, trust of an SoC is challenged when a supplied IP is counterfeit or implanted with a Hardware Trojan Horse. Both roots of untrust may result in sudden performance degradation at runtime. None of the existing hardware security approaches organize the behavior of the IPs at the low level, to ensure timely completion of SoC operations. However, real-time SoC operations are always associated with a deadline, and a deadline miss due to sudden performance degradation of any of the IPs may jeopardize mission-critical applications. We seek refuge to the stigmergic behavior exhibited in insect colonies to propose a decentralized self-aware security approach. The self-aware security modules attached with each IP works based on the Observe-Decide-Act paradigm and not only detects vulnerability but also organizes behavior of the IPs dynamically at runtime so that the high-level objective of task completion before a deadline is ensured. Experimental validation and low overhead of our proposed security modules over various benchmark IPs and crypto SoCs depict the prospects of our proposed mechanism.
引用
收藏
页数:26
相关论文
共 50 条
  • [31] On the performance of a GPU-based SoC in a distributed spatial audio system
    Jose A. Belloch
    José M. Badía
    Diego F. Larios
    Enrique Personal
    Miguel Ferrer
    Laura Fuster
    Mihaita Lupoiu
    Alberto Gonzalez
    Carlos León
    Antonio M. Vidal
    Enrique S. Quintana-Ortí
    The Journal of Supercomputing, 2021, 77 : 6920 - 6935
  • [32] Performance analysis of SoC architectures based on Latency-Rate servers
    Vink, Jelte Peter
    van Berkel, Kees
    van der Wolf, Pieter
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 198 - +
  • [33] LCT-TL : Learning Classifier Table (LCT) with Transfer Learning for runtime SoC performance-power optimization
    Surhonne, Anmol
    Maurer, Florian
    Wild, Thomas
    Herkersdorf, Andreas
    2023 IEEE 16TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP, MCSOC, 2023, : 73 - 80
  • [34] Early SoC Security Validation by VP-based Static Information Flow Analysis
    Hassan, Muhammad
    Herdt, Vladimir
    Le, Hoang M.
    Grosse, Daniel
    Drechsler, Rolf
    2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 400 - 407
  • [35] Implementation of QoSS (Quality-of-Security Service) for NoC-based SoC protection
    Sepúlveda J.
    Pires R.
    Strum M.
    Chau W.J.
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2010, 6340 (PART 1): : 187 - 201
  • [36] ECG encryption and identification based security solution on the Zynq SoC for connected health systems
    Zhai, Xiaojun
    Ali, Amine Ait Si
    Amira, Abbes
    Bensaali, Faycal
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2017, 106 : 143 - 152
  • [37] Searching Extended IP-XACT Components for SoC Design Based on Requirements Similarity
    Trummer, Christoph
    Ruggenthaler, Christoph
    Kirchsteiger, Christoph M.
    Steger, Christian
    Weiss, Reinhold
    Pistauer, Markus
    Dalton, Damian
    IEEE SYSTEMS JOURNAL, 2011, 5 (01): : 70 - 79
  • [38] Seamless integration of HW/SW components in a HLS-based SoC design environment
    Mueck, Tiago Rogerio
    Froehlich, Antonio Augusto
    RAPID SYSTEM PROTOTYPING: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE (RSP 2013), 2013, : 109 - 115
  • [39] MEMS-based embedded sensor virtual components for system-on-a-chip (SoC)
    Afridi, M
    Hefner, A
    Berning, D
    Ellenwood, C
    Varma, A
    Jacob, B
    Semancik, S
    SOLID-STATE ELECTRONICS, 2004, 48 (10-11) : 1777 - 1781
  • [40] RTNA: Securing SOC Architectures from Confidentiality Attacks at Runtime using ART1 Neural Networks
    Guha, Krishnendu
    Saha, Debasri
    Chakrabarti, Amlan
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,