3D Rectangular Waveguide Integrated in embedded Wafer Level Ball Grid Array (eWLB) Package

被引:0
|
作者
Seler, E. [1 ]
Wojnowski, M. [2 ]
Hartner, W. [3 ]
Boeck, J. [2 ]
Lachner, R. [2 ]
Weigel, R. [1 ]
Hagelaueri, A. [1 ]
机构
[1] Univ Erlangen Nurnberg, D-91058 Erlangen, Germany
[2] Infineon Technol AG, D-85579 Neubiberg, Germany
[3] Infineon Technol AG, D-93049 Regensburg, Germany
来源
2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2014年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present for the first time the realization of a 3D rectangular waveguide in the fan-out area of an embedded Wafer Level Ball Grid Array (eWLB) Package using laminate inserts. To obtain the waveguide side walls in eWLB, a RF laminate with micro-vias is inserted in the fan-out area. The classical redistribution layer (RDL) on the one surface and an additional back side metallization on the other surface of the package are used to realize the top and bottom walls of the waveguide. Furthermore, we focus on a single-ended coplanar waveguide (CPW) to rectangular waveguide transition. We investigate and compare two concepts for the transformation of the transverse electromagnetic (TEM) mode of a CPW to the transverse electric (TE) mode of a rectangular waveguide. The first concept is using a via in the waveguide structure to excite the waveguide TE mode. The second concept is a planar realization using a modified shape of the RDL to realize the mode transformation. We show by the means of measurements the characteristics of each version. We show that the mode change is done with almost no additional losses to those related to physical length of the transmission line. Furthermore we present several on-wafer measurements which agree very well with the RF behavior predicted by the simulations. This 3D waveguide integration in eWLB enables the realization of many new RF features in chip embedding technologies in the future.
引用
收藏
页码:956 / 962
页数:7
相关论文
共 50 条
  • [31] Demonstration of a 3D Embedded Wafer-Level SIP for Smartcard Application
    Pares, G.
    Bouvier, C.
    Castagne, L.
    Saadaoui, M.
    Mazuir, J.
    Noiray, J.
    Martinschitz, K.
    Mercier, L.
    Planchais, A.
    Simon, G.
    2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
  • [32] 3D Wafer Level Compression Molding Process Development For Image Sensor Package
    Ma, Shuying
    Li, Mengqiang
    Xiao, Zhiyi
    Huang, Xiaohua
    Yu, Daquan
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 505 - 509
  • [33] A Novel 3D IC Wafer-Level-Package for New Wave MEMS
    Huang, Che-Hau
    Schuler-Wakins, Sebastian
    Ou, Ying-Te
    Wang, Yung-Hui
    Reichenbach, Ralf
    Polityko, David
    Hansen, Uwe
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 603 - 608
  • [34] Etching Process Development for 3D Wafer Level Via Last TSV Package
    Ren, Yulong
    Geng, Fei
    Sun, Peng
    Sun, Yanan
    Sima, Ge
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 296 - 300
  • [35] Coupling effect between electromigration and joule heating on the failure of ball grid array in 3D integrated circuit technology
    Yao, Yifan
    An, Yuxuan
    Tu, K. N.
    Liu, Yingxia
    JOURNAL OF MATERIALS RESEARCH AND TECHNOLOGY-JMR&T, 2024, 28 : 3573 - 3582
  • [36] 3D wafer level packaging
    Savastiouk, S
    Siniaguine, O
    Korczynski, E
    2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 26 - 31
  • [37] 3D wafer level packaging
    Savastiouk, S
    Siniaguine, O
    Korczynski, E
    Tilenschi, M
    MICRO MATERIALS, PROCEEDINGS, 2000, : 240 - 243
  • [38] Differential Split-Ring Resonator-Based Antenna at 140 GHz in Embedded Wafer Level Ball Grid Array Technology
    Bekker, Elizabeth
    Bhutani, Akanksha
    de Oliveira, Lucas Giroto
    Antes, Theresa
    Zwick, Thomas
    2022 52ND EUROPEAN MICROWAVE CONFERENCE (EUMC), 2022, : 528 - 531
  • [39] Optimal Design of Dummy Ball Array in Wafer Level Package to Improve Board Level Thermal Cycle Reliability (BLR)
    Jeong, Seongwon
    Kim, Jinseok
    Kim, Ayoung
    Kim, Byungwook
    Lee, Moonsoo
    Chang, Jaewon
    Baick, In Hak
    Kang, Hanbyul
    Ji, Younggeun
    Shin, Sangchul
    Pae, Sangwoo
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [40] Simulation of ball-grid-array package during board-level drop test
    Yamin, A. F. M.
    Sufian, A. A.
    PROCEEDINGS OF MECHANICAL ENGINEERING RESEARCH DAY 2017 (MERD), 2017, : 75 - 76