Effect of Irrelevant Variables on Faulty Wafer Detection in Semiconductor Manufacturing

被引:7
|
作者
Kim, Dongil [1 ]
Kang, Seokho [2 ]
机构
[1] Chungnam Natl Univ, Dept Comp Sci & Engn, 99 Daehak Ro, Daejeon 34134, South Korea
[2] Sungkyunkwan Univ, Dept Syst Management Engn, 2066 Seobu Ro, Suwon 16419, South Korea
基金
新加坡国家研究基金会;
关键词
faulty wafer detection; semiconductor manufacturing; irrelevant variable; supervised learning; prediction model; FEATURE-SELECTION; VIRTUAL METROLOGY; OPTIMIZATION; PREDICTION; ALGORITHM; SYSTEM;
D O I
10.3390/en12132530
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
Machine learning has been applied successfully for faulty wafer detection tasks in semiconductor manufacturing. For the tasks, prediction models are built with prior data to predict the quality of future wafers as a function of their precedent process parameters and measurements. In real-world problems, it is common for the data to have a portion of input variables that are irrelevant to the prediction of an output variable. The inclusion of many irrelevant variables negatively affects the performance of prediction models. Typically, prediction models learned by different learning algorithms exhibit different sensitivities with regard to irrelevant variables. Algorithms with low sensitivities are preferred as a first trial for building prediction models, whereas a variable selection procedure is necessarily considered for highly sensitive algorithms. In this study, we investigate the effect of irrelevant variables on three well-known representative learning algorithms that can be applied to both classification and regression tasks: artificial neural network, decision tree (DT), and k-nearest neighbors (k-NN). We analyze the characteristics of these learning algorithms in the presence of irrelevant variables with different model complexity settings. An empirical analysis is performed using real-world datasets collected from a semiconductor manufacturer to examine how the number of irrelevant variables affects the behavior of prediction models trained with different learning algorithms and model complexity settings. The results indicate that the prediction accuracy of k-NN is highly degraded, whereas DT demonstrates the highest robustness in the presence of many irrelevant variables. In addition, a higher model complexity of learning algorithms leads to a higher sensitivity to irrelevant variables.
引用
收藏
页数:11
相关论文
共 50 条
  • [21] Key Parameter Identification and Defective Wafer Detection of Semiconductor Manufacturing Processes Using Image Processing Techniques
    Fan, Shu-Kai S.
    Tsai, Du-Ming
    He, Fei
    Huang, Jui-Yu
    Jen, Chih-Hung
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2019, 32 (04) : 544 - 552
  • [22] Life cycle inventory development for wafer fabrication in semiconductor manufacturing
    Murphy, CF
    Laurent, JP
    Allen, DT
    2003 IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONICS & THE ENVIRONMENT, CONFERENCE RECORD, 2003, : 276 - 281
  • [23] Representation Learning for Wafer Pattern Recognition in Semiconductor Manufacturing Process
    Song, Seunghwan
    Baek, Jun-Geol
    2023 INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE IN INFORMATION AND COMMUNICATION, ICAIIC, 2023, : 264 - 269
  • [24] Kinodynamic Generation of Wafer Scanners Trajectories Used in Semiconductor Manufacturing
    Al-Rawashdeh, Yazan M.
    Al Janaideh, Mohammad
    Heertjes, Marcel F.
    IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2023, 20 (01) : 718 - 732
  • [25] Spatial heterodyne interferometry techniques and applications in semiconductor wafer manufacturing
    Bingham, PR
    Tobin, KW
    Hanson, GR
    Simpson, JT
    INTERFEROMETRY XII: TECHNIQUES AND ANALYSIS, 2004, 5531 : 289 - 298
  • [26] A WAFER DESIGN PROBLEM IN SEMICONDUCTOR MANUFACTURING FOR RELIABLE CUSTOMER SERVICE
    SINGH, MR
    ABRAHAM, CT
    AKELLA, R
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1990, 13 (01): : 103 - 108
  • [27] Development of a resource planning system for compound semiconductor wafer manufacturing
    Na, DG
    Jang, W
    Kim, DW
    JOURNAL OF MATERIALS PROCESSING TECHNOLOGY, 2003, 138 (1-3) : 372 - 378
  • [28] Advanced aqueous wafer cleaning in power semiconductor device manufacturing
    Ridley, RS
    Grebs, T
    Trost, J
    Webb, R
    Schuler, M
    Longenberger, RF
    Fenstemacher, T
    Caravaggio, M
    ASMC 98 PROCEEDINGS - 1998 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: THEME - SEMICONDUCTOR MANUFACTURING: MEETING THE CHALLENGES OF THE GLOBAL MARKETPLACE, 1998, : 235 - 242
  • [29] Similarity Searching for Defective Wafer Bin Maps in Semiconductor Manufacturing
    Liao, Chung-Shou
    Hsieh, Tsung-Jung
    Huang, Yu-Syuan
    Chien, Chen-Fu
    IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2014, 11 (03) : 953 - 960
  • [30] Clustering Ensemble for Identifying Defective Wafer Bin Map in Semiconductor Manufacturing
    Hsu, Chia-Yu
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2015, 2015