Effect of Irrelevant Variables on Faulty Wafer Detection in Semiconductor Manufacturing

被引:7
|
作者
Kim, Dongil [1 ]
Kang, Seokho [2 ]
机构
[1] Chungnam Natl Univ, Dept Comp Sci & Engn, 99 Daehak Ro, Daejeon 34134, South Korea
[2] Sungkyunkwan Univ, Dept Syst Management Engn, 2066 Seobu Ro, Suwon 16419, South Korea
基金
新加坡国家研究基金会;
关键词
faulty wafer detection; semiconductor manufacturing; irrelevant variable; supervised learning; prediction model; FEATURE-SELECTION; VIRTUAL METROLOGY; OPTIMIZATION; PREDICTION; ALGORITHM; SYSTEM;
D O I
10.3390/en12132530
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
Machine learning has been applied successfully for faulty wafer detection tasks in semiconductor manufacturing. For the tasks, prediction models are built with prior data to predict the quality of future wafers as a function of their precedent process parameters and measurements. In real-world problems, it is common for the data to have a portion of input variables that are irrelevant to the prediction of an output variable. The inclusion of many irrelevant variables negatively affects the performance of prediction models. Typically, prediction models learned by different learning algorithms exhibit different sensitivities with regard to irrelevant variables. Algorithms with low sensitivities are preferred as a first trial for building prediction models, whereas a variable selection procedure is necessarily considered for highly sensitive algorithms. In this study, we investigate the effect of irrelevant variables on three well-known representative learning algorithms that can be applied to both classification and regression tasks: artificial neural network, decision tree (DT), and k-nearest neighbors (k-NN). We analyze the characteristics of these learning algorithms in the presence of irrelevant variables with different model complexity settings. An empirical analysis is performed using real-world datasets collected from a semiconductor manufacturer to examine how the number of irrelevant variables affects the behavior of prediction models trained with different learning algorithms and model complexity settings. The results indicate that the prediction accuracy of k-NN is highly degraded, whereas DT demonstrates the highest robustness in the presence of many irrelevant variables. In addition, a higher model complexity of learning algorithms leads to a higher sensitivity to irrelevant variables.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] Machine learning-based novelty detection for faulty wafer detection in semiconductor manufacturing
    Kim, Dongil
    Kang, Pilsung
    Cho, Sungzoon
    Lee, Hyoung-joo
    Doh, Seungyong
    EXPERT SYSTEMS WITH APPLICATIONS, 2012, 39 (04) : 4075 - 4083
  • [2] Joint modeling of classification and regression for improving faulty wafer detection in semiconductor manufacturing
    Kang, Seokho
    JOURNAL OF INTELLIGENT MANUFACTURING, 2020, 31 (02) : 319 - 326
  • [3] Joint modeling of classification and regression for improving faulty wafer detection in semiconductor manufacturing
    Seokho Kang
    Journal of Intelligent Manufacturing, 2020, 31 : 319 - 326
  • [4] Ergonomics in Semiconductor Wafer Manufacturing
    Yi, Foong Wai
    bin Hassan, Amir Hamzah
    CURRENT TRENDS IN ERGONOMICS, 2013, 10 : 231 - 235
  • [5] Defective wafer detection using a denoising autoencoder for semiconductor manufacturing processes
    Fan, Shu-Kai S.
    Hsu, Chia-Yu
    Jen, Chih-Hung
    Chen, Kuan-Lung
    Juan, Li-Ting
    ADVANCED ENGINEERING INFORMATICS, 2020, 46
  • [6] Test wafer management for semiconductor manufacturing
    Ozelkan, Ertunga C.
    Cakanyildirim, Metin
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2006, 19 (02) : 241 - 251
  • [7] Horrendous Capacity Cost of Semiconductor Wafer Manufacturing
    Ibrahim, K.
    Chik, M. A.
    Hashim, U.
    2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 329 - 331
  • [8] Improving wafer handling performance in semiconductor manufacturing
    Chen, Heping
    Cheng, Hongtai
    Mooring, Ben
    INDUSTRIAL ROBOT-AN INTERNATIONAL JOURNAL, 2013, 40 (05) : 425 - 432
  • [9] Scheduling of wafer test processes in semiconductor manufacturing
    Ellis, KP
    Lu, Y
    Bish, EK
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2004, 42 (02) : 215 - 242
  • [10] Manufacturing performance evaluation in wafer semiconductor factories
    Montoya-Torres, Jairo R.
    INTERNATIONAL JOURNAL OF PRODUCTIVITY AND PERFORMANCE MANAGEMENT, 2006, 55 (3-4) : 300 - 310