Maximizing performance for higher K gate dielectrics

被引:114
|
作者
Robertson, John [1 ]
机构
[1] Univ Cambridge, Dept Engn, Cambridge CB2 1PZ, England
关键词
hafnium compounds; high-k dielectric thin films; permittivity; silicon compounds; zirconium compounds;
D O I
10.1063/1.3041628
中图分类号
O59 [应用物理学];
学科分类号
摘要
Further scaling of complementary metal oxide semiconductor gate stacks will require gate dielectrics with a higher dielectric constant (K) than HfO2. We point out that this will require strategies to minimize the overall effective oxide thickness of the gate stack, and not just maximizing the dielectric constant, so that the channel mobility is not impaired and there is still control of the flatband voltages. This may require retention of a SiO2-based interfacial layer, and attention should be paid to the flatband voltages of lanthanide oxides. Phase control of HfO2 and ZrO2 by addition of group IV elements offers simpler advances.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] The search continues for high-k gate dielectrics
    Demmin, JC
    SOLID STATE TECHNOLOGY, 2001, 44 (02) : 46 - +
  • [22] Electrical characterization of high-k gate dielectrics
    Ma, TP
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 361 - 365
  • [23] Opportunities and challenges for high-k gate dielectrics
    Ma, TP
    IPFA 2004: PROCEEDINGS OF THE 11TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2004, : 1 - 4
  • [24] The effect of high-K gate dielectrics on deep submicrometer CMOS device and circuit performance
    Mohapatra, NR
    Desai, MP
    Narendra, SG
    Rao, VR
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (05) : 826 - 831
  • [25] Sub-100 nm CMOS circuit performance with high-K gate dielectrics
    Mohapatra, NR
    Dutta, A
    Sridhar, G
    Desai, MP
    Rao, VR
    MICROELECTRONICS RELIABILITY, 2001, 41 (07) : 1045 - 1048
  • [26] Intrinsic limitations on the performance and reliability of high-k gate dielectrics for advanced silicon devices
    Lucovsky, G
    2005 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2005, : 145 - 157
  • [27] Impact of Gate Length on the Performance of a Junctionless Dual Metal Transistor with High-k dielectrics
    Pravin, Charles
    Nirmal, D.
    Prajoon, P.
    Sharma, Altrin
    Menokey, Anuja M.
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 291 - 294
  • [28] Design of Higher-k and More Stable Rare Earth Oxides as Gate Dielectrics for Advanced CMOS Devices
    Zhao, Yi
    MATERIALS, 2012, 5 (08) : 1413 - 1438
  • [29] Performance Analysis and Improvement of Nanoscale Double Gate Junctionless Transistor based Inverter using high-K Gate Dielectrics
    Baidya, Achinta
    Lenka, T. R.
    Baishya, S.
    TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,
  • [30] On the evaluation of performance parameters of MOSFETs with alternative gate dielectrics
    Ahmed, KZ
    Kraus, PA
    Olsen, C
    Nouri, F
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2564 - 2567