Low-power multi-chip module and board-level links for data transfer

被引:0
|
作者
Carson, RF
Hardin, TL
Warren, ME
Lear, KL
Lovejoy, ML
Seigal, PK
Craft, DC
Enquist, PJ
机构
关键词
photonic interconnects; low-power data links; VCSELs; photoreceivers; micro-optics;
D O I
10.1117/12.271077
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced device technologies such as Vertical Cavity Surface-Emitting Lasers (VCSELs) and diffractive micro lenses can be combined with novel packaging techniques to allow low-power interconnection of parallel optical signals. These interconnections can be realized directly on circuit boards, in a multi-chip module format, or in packages that emulate electrical connectors. For applications such as stacking of Multi-Chip Module (MCM) layers, the links may be realized in bi-directionaI form using integrated diffractive microlenses. in the stacked MCM design, consumed electrical power is minimized by use of a relatively high laser output from high efficiency VCSELs, and a receiver design that is optimized for low power, at the expense of dynamic range. Within certain constraints, the design may be extended to other forms such as board-level interconnects.
引用
收藏
页码:99 / 109
页数:11
相关论文
共 50 条
  • [21] 12-Channel Board-Level Multi-GHz Optical Link Using Cross-Switch Chips and Optoelectronic Multi-Chip Package Modules
    Liu, Fengman
    Li, Zhihua
    Gao, Wei
    Xiang, Haifei
    Song, Jian
    Li, Baoxia
    Wan, Lixi
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 587 - 589
  • [22] Thermal management of multi-chip module and printed circuit board using FEM and genetic algorithms
    Jeevan, K
    Quadir, GA
    Seetharamu, KN
    Azid, IA
    MICROELECTRONICS INTERNATIONAL, 2005, 22 (03) : 3 - 15
  • [23] Reliability Characterization of 2.5D Multi-Chip Module on Board Under Drop Impact
    Cheng, Tzu-Hsuan
    Cheng, Hsien-Chie
    Chen, Wen-Hwa
    Huang, Hsin-Yi
    Chang, Tao-Chih
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 215 - 218
  • [24] Analysis and Solution of Glass Cracking of Low Frequency Connector in Multi-Chip Module
    Jin, J. F.
    Ren, R.
    Gou, H. Z.
    ICEPT2019: THE 2019 20TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2019,
  • [25] Co-design of a novel CMOS highly parallel, low-power, multi-chip neural network accelerator
    Hokenmaier, W.
    Jurasek, R.
    Bowen, E.
    Granger, R.
    Odom, D.
    2024 IEEE 33RD MICROELECTRONICS DESIGN & TEST SYMPOSIUM, MDTS 2024, 2024,
  • [26] Thermal fatigue life evaluation of SnAgCu solder joints in a multi-chip power module
    Barbagallo, C.
    Malgioglio, G. L.
    Petrone, G.
    Cammarata, G.
    7TH YOUNG RESEARCHER MEETING, 2017, 841
  • [27] Numerical Simulation on Heat Pipe for High Power LED Multi-Chip Module Packaging
    Li, Dongmei
    Zhang, G. Q.
    Pan, Kailin
    Ma, Xiaosong
    Liu, Lei
    Cao, Jinxue
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 317 - +
  • [28] Optimal substrate design for thermal management of high power multi-chip LEDs module
    Ben Abdelmlek, Khaoula
    Araoud, Zouhour
    Canale, Laurent
    Charrada, Kamel
    Zissis, Georges
    OPTIK, 2021, 242
  • [29] Development of a Board-level Integrated Silicon Carbide MOSFET Power Module for High Temperature Application
    Wang, Zhiqiang
    Shi, Xiaoji
    Tolbert, Leon M.
    Wang, Fei
    Liang, Zhenxian
    Costinett, Daniel J.
    Blalock, Benjamin J.
    2015 IEEE INTERNATIONAL WORKSHOP ON INTEGRATED POWER PACKAGING (IWIPP), 2015, : 123 - 126
  • [30] Low-power modular parallel photonic data links
    Carson, RF
    Lovejoy, ML
    Lear, KL
    Warren, ME
    Seigal, PK
    Patrizi, GA
    Kilcoyne, SP
    Craft, DC
    46TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1996 PROCEEDINGS, 1996, : 321 - 326