Task Clustering Approach to Optimize the Scheduling on a Partially Dynamically Reconfigurable FPGAs for image processing algorithms

被引:0
|
作者
Abdali, El Mehdi [1 ]
Pelcat, Maxime [2 ]
Berry, Francois [1 ]
Diguet, Jean-Philippe [3 ]
Heller, Dominique [3 ]
机构
[1] Inst Pascal, CNRS, UMR 6602, F-63170 Aubiere, France
[2] IETR INSA Rennes, CNRS, UMR 6164, F-35700 Rennes, France
[3] CNRS, UMR 3192, Lab STICC, F-56321 Lorient, France
关键词
D O I
10.1145/2967413.2974042
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field-programmable gate array (FPGAs) are classified as high efficient computational execution platform. However their limited density makes them not suitable for highly demanding algorithms. The Partial Dynamic Reconfiguration (PDR) concept overcomes this problem by rising the FPGA reuse from one task to another. Nonetheless, the scheduling on partially dynamically reconfigurable architectures involves several degrees of freedom and hardware constraints to be managed, which makes the PDR more challenging. In this paper we propose a task clustering approach to optimize the scheduling on PDR FPGAs. By clustering tasks, the approach moves the optimizing overhead from hardware side into the software side, which is largely simple.
引用
收藏
页码:230 / 231
页数:2
相关论文
共 50 条
  • [41] An efficient and effective algorithm for online task placement with I/O communications in partially reconfigurable FPGAs
    Tomono, Mitsuru
    Nakanishi, Masaki
    Yamashita, Shigeru
    Nakajima, Kazuo
    Watanabe, Katsumasa
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (12) : 3416 - 3426
  • [42] GENERAL METHODOLOGY FOR MAPPING ITERATIVE APPROXIMATION ALGORITHMS TO ADAPTIVE DYNAMICALLY PARTIALLY RECONFIGURABLE SYSTEMS
    Angermeier, Josef
    Amouri, Abdulazim
    Teich, Juergen
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 302 - 307
  • [43] A task graph approach for efficient exploitation of reconfiguration in dynamically reconfigurable systems
    Papademetriou, Kyprianos
    Dollas, Apostolos
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 307 - +
  • [44] COARSE-GRAIN DYNAMICALLY RECONFIGURABLE COPROCESSOR FOR IMAGE PROCESSING IN SOPC
    Lindoso, Almudena
    Entrena, Luis
    Izquierdo, Juan
    Liu-Jimenez, Judith
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 538 - 541
  • [45] Task scheduling with configuration prefetching and anti-fragmentation techniques on dynamically reconfigurable systems
    Redaelli, Francesco
    Santambrogio, Marco D.
    Sciuto, Donatella
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1368 - 1371
  • [46] Image processing algorithms on reconfigurable architecture using HandelC
    Muthukumar, V
    Rao, DV
    PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 218 - 226
  • [47] An architecture and task scheduling algorithm for systems based on dynamically reconfigurable shared memory clusters
    Tudruj, M
    Masko, L
    ADVANCED ENVIRONMENTS, TOOLS, AND APPLICATIONS FOR CLUSTER COMPUTING, 2002, 2326 : 197 - 206
  • [48] Hardware/software partitioning and static task scheduling on runtime reconfigurable FPGAs using a SMT solver
    Yuan, Mingxuan
    He, Xiuqiang
    Gu, Zonghua
    PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, 2008, : 295 - 304
  • [49] Meta-Algorithms for Scheduling a Chain of Coarse-Grained Tasks on an Array of Reconfigurable FPGAs
    Mehta, Dinesh P.
    Shetters, Carl
    Bouldin, Donald W.
    VLSI DESIGN, 2013, 2013
  • [50] Library for model-based design of image processing algorithms on FPGAs
    Manuel Garces-Socarras, Luis
    Sanchez-Solano, Santiago
    Brox Jimenez, Piedad
    Cabrera Sarmiento, Alejandro Jose
    REVISTA FACULTAD DE INGENIERIA-UNIVERSIDAD DE ANTIOQUIA, 2013, (68): : 36 - 47