Task Clustering Approach to Optimize the Scheduling on a Partially Dynamically Reconfigurable FPGAs for image processing algorithms

被引:0
|
作者
Abdali, El Mehdi [1 ]
Pelcat, Maxime [2 ]
Berry, Francois [1 ]
Diguet, Jean-Philippe [3 ]
Heller, Dominique [3 ]
机构
[1] Inst Pascal, CNRS, UMR 6602, F-63170 Aubiere, France
[2] IETR INSA Rennes, CNRS, UMR 6164, F-35700 Rennes, France
[3] CNRS, UMR 3192, Lab STICC, F-56321 Lorient, France
关键词
D O I
10.1145/2967413.2974042
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field-programmable gate array (FPGAs) are classified as high efficient computational execution platform. However their limited density makes them not suitable for highly demanding algorithms. The Partial Dynamic Reconfiguration (PDR) concept overcomes this problem by rising the FPGA reuse from one task to another. Nonetheless, the scheduling on partially dynamically reconfigurable architectures involves several degrees of freedom and hardware constraints to be managed, which makes the PDR more challenging. In this paper we propose a task clustering approach to optimize the scheduling on PDR FPGAs. By clustering tasks, the approach moves the optimizing overhead from hardware side into the software side, which is largely simple.
引用
收藏
页码:230 / 231
页数:2
相关论文
共 50 条
  • [1] Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs
    Cordone, Roberto
    Redaelli, Francesco
    Redaelli, Massimo Antonio
    Santambrogio, Marco Domenico
    Sciuto, Donatella
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (05) : 662 - 675
  • [2] Leakage-Aware Task Scheduling for Partially Dynamically Reconfigurable FPGAs
    Yuh, Ping-Hung
    Yang, Chia-Lin
    Li, Chi-Feng
    Lin, Chung-Hsiang
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (04)
  • [3] Resource Partitioning and Application Scheduling with Module Merging on Dynamically and Partially Reconfigurable FPGAs
    Wang, Zhe
    Tang, Qi
    Guo, Biao
    Wei, Ji-Bo
    Wang, Ling
    ELECTRONICS, 2020, 9 (09) : 1 - 21
  • [4] An Integrated Optimization Framework for Partitioning, Scheduling and Floorplanning on Partially Dynamically Reconfigurable FPGAs
    Xu, Xiaodong
    Xu, Qi
    Huang, Jinglei
    Chen, Song
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 403 - 406
  • [5] Dynamic scheduling of tasks on partially reconfigurable FPGAs
    Diessel, O
    ElGindy, H
    Middendorf, M
    Schmeck, H
    Schmidt, B
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (03): : 181 - 188
  • [6] Task Modules Partitioning, Scheduling and Floorplanning for Partially Dynamically Reconfigurable Systems with Heterogeneous Resources
    Ding, Bo
    Huang, Jinglei
    Wang, Junpeng
    Xu, Qi
    Chen, Song
    Kang, Yi
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (06)
  • [7] Estimation of Hardware Task Reliability on Partially Reconfigurable FPGAs
    Ramezani, Reza
    Antonio Clemente, Juan
    Sedaghat, Yasser
    Mecha, Hortensia
    2016 16TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2016,
  • [8] Image processing using reconfigurable FPGAs
    Ferguson, L
    HIGH-SPEED COMPUTING, DIGITAL SIGNAL PROCESSING, AND FILTERING USING RECONFIGURABLE LOGIC, 1996, 2914 : 110 - 121
  • [9] Reconfigurable Topology Synthesis for Application-Specific NoC on Partially Dynamically Reconfigurable FPGAs
    Huang, Jinglei
    Xu, Xiaodong
    Yao, Lan
    Chen, Song
    2017 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2017,
  • [10] Post-Placement Leakage Optimization for Partially Dynamically Reconfigurable FPGAs
    Li, Chi-Feng
    Yuh, Ping-Hung
    Yang, Chia-Lin
    Chang, Yao-Wen
    ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 92 - 97