Using Randomized Caches in Probabilistic Real-Time Systems

被引:20
|
作者
Quinones, Eduardo [1 ]
Berger, Emery D. [2 ]
Bernat, Guillem [3 ]
Cazorla, Francisco J. [1 ]
机构
[1] Barcelona Supercomp Ctr, Barcelona, Spain
[2] Univ Massachusetts, Dept Comp Sci, Amherst, MA 01003 USA
[3] Rapita Syst, York, N Yorkshire, England
关键词
hard real-time systems; randomized hardware; cache replacement policies; timing analysis;
D O I
10.1109/ECRTS.2009.30
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
While hardware caches are generally effective at improving application performance, they greatly complicate performance prediction. Slight changes in memory layout or data access patterns can lead to large and systematic increases in cache misses, degrading performance. In the worst case, these misses can effectively render the cache useless. These pathological cases, or "cache risk patterns", are difficult to predict, test or debug, and their presence limits the usefulness of caches in safety critical real-time systems, especially in hard real-time environments. In this paper, we explore the effect of randomized cache replacement policies in real-time systems with stringent timing constrains. We present simulation-based results on representative examples that illustrate the problem of performance anomalies with standard cache replacement policies. We show that, by eliminating dependencies on access history, randomized replacement greatly reduces the risk of these cache-based performance anomalies, enabling probabilistic worst-case execution time analysis.
引用
收藏
页码:129 / +
页数:2
相关论文
共 50 条
  • [21] Timing analysis for preemptive multi-tasking real-time systems with caches
    Tan, Y
    Mooney, VJ
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1034 - 1039
  • [22] A generic framework to integrate data caches in the WCET analysis of real-time systems
    Segarra, Juan
    Gran Tejero, Ruben
    Villals, Victor
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 120
  • [23] Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems
    Slijepcevic, Mladen
    Kosmidis, Leonidas
    Abella, Jaume
    Quinones, Eduardo
    Cazorla, Francisco J.
    [J]. 2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [24] Specification and analysis of real-time systems using Real-Time Maude
    Ölveczky, PC
    Meseguer, J
    [J]. FUNDAMENTAL APPROACHES TO SOFTWARE ENGINEERING, PROCEEDINGS, 2004, 2984 : 354 - 358
  • [25] Leakage Energy Reduction for Hard Real-Time Caches
    Huangfu, Yijie
    Zhang, Wei
    [J]. 2017 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2017,
  • [26] On predictability and optimization of multiprogrammed caches for real-time applications
    Shahrier, SM
    Liu, JC
    [J]. 1977 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE, 1997, : 17 - 25
  • [27] Dynamic Reconfiguration of Two-Level Caches in Soft Real-Time Embedded Systems
    Wang, Weixun
    Mishra, Prabhat
    [J]. 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 145 - 150
  • [28] Addressing isolation challenges of non-blocking caches for multicore real-time systems
    Valsan, Prathap Kumar
    Yun, Heechul
    Farshchi, Farzad
    [J]. REAL-TIME SYSTEMS, 2017, 53 (05) : 673 - 708
  • [29] Towards Verifying Safety Properties of Real-Time Probabilistic Systems
    Han, Fenglin
    Blech, Jan Olaf
    Herrmann, Peter
    Schmidt, Heinz
    [J]. ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2014, (147): : 1 - 15
  • [30] Formal probabilistic refinement verification of embedded real-time systems
    Yamane, S
    [J]. WSTFES 2003: IEEE WORKSHOP ON SOFTWARE TECHNOLOGIES FOR FUTURE EMBEDDED SYSTEMS, PROCEEDINGS, 2003, : 79 - 82