共 7 条
- [1] Scheme of fast self-calibration for a FPGA chip clock generator [J]. Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2009, 31 (06): : 1521 - 1524
- [3] A 300-mV 36-μW Multiphase Dual Digital Clock Output Generator with Self-Calibration [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 97 - +
- [5] Synchronized clock using GPS carrier phase with self-calibration in holdover mode [J]. PROCEEDINGS OF THE 2000 IEEE/EIA INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM & EXHIBITION, 2000, : 612 - 617