An 833-MHz 132-Phase Multiphase Clock Generator with Self-Calibration Circuits

被引:0
|
作者
Lin, Shih-Chun [1 ]
Lee, Tai-Cheng [1 ]
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An 833-MHz 132-phase clock generator with self-calibrated circuits is presented. Two delay-locked loops (DLLs) are used to produce phases efficiently because the number of output phases is the product of the stage numbers of the two DLLs. A DILL calibration algorithm which uses the sequential comparison method is also proposed. Only one charge pump and one phase detector are needed in calibration circuits and all output signals go through the same path. Consequently, the effect of the mismatch of the devices can be avoided and the mismatch of the path can be eliminated. This multiphase clock generator with self-calibration circuits have been fabricated in a 0.13-mu m CMOS technology, while dissipating 67.2 mW from a single 1.2-V power supply.
引用
收藏
页码:433 / +
页数:2
相关论文
共 7 条
  • [1] Scheme of fast self-calibration for a FPGA chip clock generator
    Dong, Fang-Yuan
    Yang, Hai-Gang
    Wei, Yuan-Feng
    [J]. Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2009, 31 (06): : 1521 - 1524
  • [2] A Self-Calibration Technique for On-Chip Precise Clock Generator
    Han, Yan
    Qian, Yuji
    Sun, Jun
    Zhang, Shifeng
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (12) : 1114 - 1118
  • [3] A 300-mV 36-μW Multiphase Dual Digital Clock Output Generator with Self-Calibration
    Chang, Ming-Hung
    Chuang, Li-Pu
    Chang, I-Ming
    Hwang, Wei
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 97 - +
  • [4] A 125-1250 MHz Process-Independent Adaptive Bandwidth Spread Spectrum Clock Generator With Digital Controlled Self-Calibration
    Ebuchi, Tsuyoshi
    Komatsu, Yoshihide
    Okamoto, Tatsuo
    Arima, Yukio
    Yamada, Yuji
    Sogawa, Kazuaki
    Okamoto, Kouji
    Morie, Takashi
    Hirata, Takashi
    Dosho, Shiro
    Yoshikawa, Takefumi
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (03) : 763 - 774
  • [5] Synchronized clock using GPS carrier phase with self-calibration in holdover mode
    Tu, KY
    Chen, SS
    Liao, CS
    Chang, FR
    [J]. PROCEEDINGS OF THE 2000 IEEE/EIA INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM & EXHIBITION, 2000, : 612 - 617
  • [6] A low power clock generator with self-calibration for UHF RFID tags in intelligent terrestrial sensor networks
    Xie, Liangbo
    Zhou, Mu
    Wang, Yong
    Nie, Wei
    Yang, Xiaolong
    Liu, Xin
    [J]. WIRELESS NETWORKS, 2024, 30 (05) : 3409 - 3417
  • [7] A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator
    Zhang, Zhao
    Zhu, Guang
    Wang, Can
    Wang, Li
    Yue, C. Patrick
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (10) : 2734 - 2746