An Efficient and Flexible Hardware Implementation of the Dual-Field Elliptic Curve Cryptographic Processor

被引:42
|
作者
Liu, Zilong [1 ]
Liu, Dongsheng [1 ]
Zou, Xuecheng [1 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Opt & Elect Informat, Wuhan 430074, Peoples R China
基金
中国国家自然科学基金;
关键词
Dual-field; efficiency; elliptic curve cryp-tography (ECC); flexibility; power analysis resistances; POINT MULTIPLICATION; FPGA IMPLEMENTATION; TAG; ARCHITECTURE; ECC;
D O I
10.1109/TIE.2016.2625241
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Elliptic curve cryptography (ECC) has been widely used for the digital signature to ensure the secu-rity in communication. It is important for the ECC processor to support a variety of ECC standards to be compatible with different security applications. Thus, a flexible proces-sor which can support different standards and algorithms is desired. In this paper, an efficient and flexible dual-field ECC processor using the hardware-software approach is presented. The proposed processor can support arbitrary elliptic curve. An elaborate modular arithmetic logic unit is designed. It can perform basic modular arithmetic opera-tions and achieve high efficiency. Based on our designed instruction set, the processor can be programmed to perform various point operations based on different algorithms. To demonstrate the flexibility of our processor, a pointmultipli-cation algorithm with power analysis resistance is adopted. Our design is implemented in the field-programmable gate array platform and also in the application-specified inte-grated circuit. After implemented in the 55 nm CMOS process, the processor takes between 0.60 ms (163 bits ECC) and 6.75ms (571 bits ECC) to finish one-pointmultiplication. Compared to other related works, the merits of our ECC pro-cessor are the high hardware efficiency and flexibility.
引用
收藏
页码:2353 / 2362
页数:10
相关论文
共 50 条
  • [21] A Hardware-Efficient Elliptic Curve Cryptographic Architecture over GF (p)
    Cui, Chao
    Zhao, Yun
    Xiao, Yong
    Lin, Weibin
    Xu, Di
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2021, 2021
  • [22] FPGA implementation of high performance elliptic curve cryptographic processor over GF(2163)
    Kim, Chang Hoon
    Kwon, Soonhak
    Hong, Chun Pyo
    JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (10) : 893 - 900
  • [23] Flexible Hardware Processor for Elliptic Curve Cryptography Over NIST Prime Fields
    Ananyi, Kendall
    Alrimeih, Hamad
    Rakhmatov, Daler
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (08) : 1099 - 1112
  • [24] Field-programmable gate array (FPGA) hardware design and implementation of a new area efficient elliptic curve crypto-processor
    Kashif, Muhammad
    Cicek, Ihsan
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2021, 29 (04) : 2127 - 2139
  • [25] Elliptic Curve Cryptographic Processor Design using FPGAs
    Selma, Haichour Amina
    M'hamed, Hamadouche
    3RD INTERNATIONAL CONFERENCE ON CONTROL, ENGINEERING & INFORMATION TECHNOLOGY (CEIT 2015), 2015,
  • [26] Efficient FPGA Elliptic Curve Cryptographic Processor over GF(2m)
    Antao, Samuel
    Chaves, Ricardo
    Sousa, Leonel
    PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 357 - 360
  • [27] Fast dual-field modular arithmetic logic unit and its hardware implementation
    Sakiyama, Kazuo
    Preneel, Bart
    Verbauwhede, Ingrid
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 787 - +
  • [28] Cellular automata architecture for elliptic curve cryptographic hardware
    Jeon, Jun-Cheol
    Kim, Kee-Won
    Kang, Byung-Heon
    Yoo, Kee-Young
    COMPUTATIONAL SCIENCE - ICCS 2006, PT 3, PROCEEDINGS, 2006, 3993 : 329 - 336
  • [29] Hardware implementation of an elliptic curve processor over GF(p) with Montgomery modular multiplier
    Ors, Berna
    Batina, Lejla
    Preneel, Bart
    Vandewalle, Joos
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2008, 3 (04) : 229 - 240
  • [30] Energy Efficient Elliptic Curve Processor
    Keller, Maurice
    Marnane, William
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 287 - 296