Scalable FFT processors and pipelined butterfly units

被引：0
|
作者：
Takala, J [1 ]
Punkka, K [1 ]
机构：
[1] Tampere Univ Technol, FIN-33101 Tampere, Finland
来源：
COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION | 2004年 / 3133卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper considers partial-column radix-2 FFT processors. The efficiency of processors based on bit-parallel multipliers, distributed arithmetic, and CORDIC is analyzed with the aid of logic synthesis.
引用
收藏
页码：373 / 382
页数：10
相关论文
共 50 条
  • [31] Compiler Optimization for Superscalar and Pipelined Processors
    Bharadwaj, Vishnu P.
    Rao, Mahesh
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING, VLSI, ELECTRICAL CIRCUITS AND ROBOTICS (DISCOVER), 2016, : 232 - 236
  • [32] IMPLEMENTING PRECISE INTERRUPTS IN PIPELINED PROCESSORS
    SMITH, JE
    PLESZKUN, AR
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (05) : 562 - 573
  • [33] Formal verification system for pipelined processors
    Shonai, T
    Shimizu, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (06) : 883 - 891
  • [34] Improving pipelined soft processors with multithreading
    Labrecque, Martin
    Steffan, J. Gregory
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 210 - 215
  • [35] Synthesis and optimization of pipelined packet processors
    Synopsys, Inc., Mountain View, CA 94043, United States
    不详
    不详
    IEEE Trans Comput Aided Des Integr Circuits Syst, 2009, 1 (231-244):
  • [36] Speculative branch folding for pipelined processors
    Park, SH
    Yu, S
    Cho, JW
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (05): : 1064 - 1066
  • [37] THROUGHPUT ANALYSIS OF PIPELINED PROTOCOL PROCESSORS
    CARDONA, M
    SATAKE, T
    TSUJII, S
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 1994, 77 (04): : 79 - 91
  • [38] A SURVEY OF BRANCH TECHNIQUES IN PIPELINED PROCESSORS
    GONZALEZ, AM
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 36 (05): : 243 - 257
  • [39] Synthesis and Optimization of Pipelined Packet Processors
    Soviani, Cristian
    Hadzic, Ilija
    Edwards, Stephen A.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (02) : 231 - 244
  • [40] A scalable crystallographic FFT
    Seguel, J
    Burbano, D
    RECENT ADVANCES IN PARALLEL VIRTUAL MACHINE AND MESSAGE PASSING INTERFACE, 2003, 2840 : 134 - 141
12345