FPGA Implementation of Elementary Generalized Unitary Rotation with CORDIC Based Architecture Preliminary Results

被引:0
|
作者
Misans, Peteris [1 ]
Derums, Uldis [1 ]
Kanders, Vents [1 ]
机构
[1] Riga Tech Univ, Fac Elect & Telecommun, Riga, Latvia
来源
2012 NORCHIP | 2012年
关键词
Unitary transforms; unitary Jacobi matrix; CORDIC algorithm; FPGA;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes the first trial of implementation of generalized unitary Jacobi-like rotation (the device is called EGU-rotator, further referred to as rotator) purely based on the CORDIC algorithm into Altera's and Xilinx FPGAs. The basics and examples for factorization of the generalized rotation matrix (further, matrix) are given. The number of matrix shapes alternates in the range from 4 to 64 depending on the range of used angles (parameters). A unified algorithm for implementation of parametrical rotator is provided. Reconfigurable architecture of rotator is briefly described. The choice of architecture is determined by 3 addresses and they correspond to different shapes of the matrix. The comparison of device resources for different wordlengths, the number of CORDIC iterations and platforms is given. The complex rotator works approximately 3 times slower and consumes approximately 5 times more device resources than a single CORDIC rotator.
引用
下载
收藏
页数:6
相关论文
共 50 条
  • [21] Hardware Implementation of Math Module based on CORDIC Algorithm using FPGA
    Ibrahim, Muhammad Nasir
    Tack, Chen Kean
    Idroas, Mariani
    Bilmas, Siti Noormaya
    Yahya, Zuraimi
    2013 19TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2013), 2013, : 628 - 632
  • [22] The Design of Direct Digital Synthesizer Based On Cordic Algorithm and FPGA Implementation
    Zhang, Xian
    Zhao, Xinghua
    Zhou, Binquan
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING, INFORMATION SCIENCE & APPLICATION TECHNOLOGY (ICCIA 2016), 2016, 56 : 122 - 126
  • [23] FPGA Implementation of Low-Power and High-PSNR DCT/IDCT Architecture based on Adaptive Recoding CORDIC
    Zhang, Jianfeng
    Chow, Paul
    Liu, Hengzhu
    2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), 2015, : 128 - 135
  • [24] Implementation of FPGA Based DSP Module for CW Doppler radar: Preliminary results
    Terauds, Maris
    2012 NORCHIP, 2012,
  • [25] Implementation of FPGA based fast unitary MUSIC DOA estimator
    Kim, M
    Ichige, K
    Arai, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (09) : 1485 - 1494
  • [26] CORDIC-Based Architecture for Computing Nth Root and Its Implementation
    Luo, Yuanyong
    Wang, Yuxuan
    Sun, Huaqing
    Zha, Yi
    Wang, Zhongfeng
    Pan, Hongbing
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (12) : 4183 - 4195
  • [27] Design and FPGA implementation of digital pulse compression for chirp radar based on CORDIC
    Yan, Zhisheng
    Wen, Biyang
    Wang, Caijun
    Zhang, Chong
    IEICE ELECTRONICS EXPRESS, 2009, 6 (11): : 780 - 786
  • [28] FPGA Implementation and Power Efficient CORDIC based ADPLL for Signal Processing and Application
    Singhal, Akarshika
    Goen, Anjana
    Mohapatra, Tanutrushna
    2017 7TH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT), 2017, : 325 - 329
  • [29] FPGA Implementation of a CORDIC-Based Joint Angle Processor for a Climbing Robot
    Juang, Ying-Shen
    Sung, Tze-Yun
    Ko, Lu-Ting
    Li, Ching-Lang
    INTERNATIONAL JOURNAL OF ADVANCED ROBOTIC SYSTEMS, 2013, 10
  • [30] FPGA Implementation of Addition-based CORDIC-SNN With Izhikevich Neurons
    Udeji, Uchechukwu Leo
    Margala, Martin
    2022 IEEE 35TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (IEEE SOCC 2022), 2022, : 101 - 106