FPGA Implementation of Elementary Generalized Unitary Rotation with CORDIC Based Architecture Preliminary Results

被引:0
|
作者
Misans, Peteris [1 ]
Derums, Uldis [1 ]
Kanders, Vents [1 ]
机构
[1] Riga Tech Univ, Fac Elect & Telecommun, Riga, Latvia
来源
2012 NORCHIP | 2012年
关键词
Unitary transforms; unitary Jacobi matrix; CORDIC algorithm; FPGA;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes the first trial of implementation of generalized unitary Jacobi-like rotation (the device is called EGU-rotator, further referred to as rotator) purely based on the CORDIC algorithm into Altera's and Xilinx FPGAs. The basics and examples for factorization of the generalized rotation matrix (further, matrix) are given. The number of matrix shapes alternates in the range from 4 to 64 depending on the range of used angles (parameters). A unified algorithm for implementation of parametrical rotator is provided. Reconfigurable architecture of rotator is briefly described. The choice of architecture is determined by 3 addresses and they correspond to different shapes of the matrix. The comparison of device resources for different wordlengths, the number of CORDIC iterations and platforms is given. The complex rotator works approximately 3 times slower and consumes approximately 5 times more device resources than a single CORDIC rotator.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] FPGA implementation of elementary generalized unitary rotation with CORDIC based architecture
    Misans, Peteris
    Derums, Uldis
    Kanders, Vents
    [J]. NORCHIP 2012, 2012,
  • [2] FPGA based Implementation of Low power CORDIC architecture
    Inguva, Sharath Chandra
    Seventline, J. B.
    [J]. PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTELLIGENT SUSTAINABLE SYSTEMS (ICISS 2019), 2019, : 389 - 395
  • [3] Implementation of FPGA design of FFT architecture based on CORDIC algorithm
    Inguva, Sharath Chandra
    Seventiline, J. B.
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2021, 108 (11) : 1914 - 1939
  • [4] Scalable Pipelined CORDIC Architecture Design and Implementation in FPGA
    Adiono, Trio
    Purba, Randy Saut
    [J]. 2009 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS, VOLS 1 AND 2, 2009, : 628 - 631
  • [5] FPGA Implementation of a High Speed VLSI Architecture for CORDIC
    Lakshmi, B.
    Dhar, A. S.
    [J]. TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 2054 - 2058
  • [6] FPGA implementation of image rotation using modified compensated CORDIC
    Jiang, XG
    Zhou, JY
    Shi, JH
    Chen, HH
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 699 - 702
  • [7] Design and Implementation of CORDIC Algorithm Based on FPGA
    Wang, Xiaoyuan
    [J]. 2018 INTERNATIONAL CONFERENCE ON ROBOTS & INTELLIGENT SYSTEM (ICRIS 2018), 2018, : 70 - 71
  • [8] Parallel CORDIC-like Architecture: For Fast Rotation Implementation
    Lakshmi, B.
    Dhar, A. S.
    [J]. 2011 IEEE REGION 10 CONFERENCE TENCON 2011, 2011, : 701 - 705
  • [9] Dual Fixed-Point CORDIC Processor: Architecture and FPGA Implementation
    Jacoby, Andres
    Llamocca, Daniel
    [J]. 2016 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG16), 2016,
  • [10] Architecture Design and FPGA Implementation of CORDIC Algorithm for Fingerprint Recognition Applications
    Revathi, P.
    Rao, M. V. Nageswara
    Locharla, G. R.
    [J]. 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION, COMPUTING & SECURITY [ICCCS-2012], 2012, 1 : 371 - 378