共 50 条
- [41] PANEL: EDA Challenges at Advanced Technology Nodes B PROCEEDINGS OF THE 2024 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2024, 2024, : 69 - 69
- [42] PANEL: EDA Challenges at Advanced Technology Nodes C PROCEEDINGS OF THE 2024 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2024, 2024, : 73 - 73
- [43] Soft Error Trends in Advanced Silicon Technology Nodes 2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
- [44] Advanced BEOL process integration for logic technology nodes 2023 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, IITC AND IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE, MAM, IITC/MAM, 2023,
- [45] CMP Challenges for Advanced Technology Nodes beyond Si MRS Advances, 2017, 2 (51) : 2891 - 2902
- [46] Introduction to the Panel on EDA Challenges at Advanced Technology Nodes PROCEEDINGS OF THE 2024 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2024, 2024, : 61 - 61
- [47] Panel Statement: EDA Needs at Advanced Technology Nodes PROCEEDINGS OF THE 2024 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2024, 2024, : 63 - 63
- [48] Physical Verification at Advanced Technology Nodes and the Road Ahead PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), 2020, : 143 - 143
- [49] MASK DATA PREPARATION FLOW FOR ADVANCED TECHNOLOGY NODES PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XIX, 2012, 8441