Electron beam metrology for advanced technology nodes

被引:6
|
作者
Lorusso, Gian Francesco [1 ]
Horiguchi, Naoto [1 ]
Bommels, Jurgen [1 ]
Wilson, Christopher J. [1 ]
Van den Bosch, Geert [1 ]
Kar, Gouri Sankar [1 ]
Ohashi, Takeyoshi [2 ]
Sutani, Takumichi [3 ]
Watanabe, Ryota [3 ]
Takemasa, Yoshikata [3 ]
Ikota, Masami [3 ]
机构
[1] IMEC, B-3001 Leuven, Belgium
[2] Hitachi Ltd, Kokubunji, Tokyo 1858601, Japan
[3] Hitachi High Technol Corp, Hitachinaka, Ibaraki 3128504, Japan
关键词
Advanced technology - Chemical compositions - Critical dimension - Critical-dimension scanning electron microscopes - Future technologies - High aspect ratio - Semiconductor manufacturing - Three-dimensional devices;
D O I
10.7567/1347-4065/ab1475
中图分类号
O59 [应用物理学];
学科分类号
摘要
The critical dimension scanning electron microscope (CD-SEM) is one of the main tools used to estimate critical dimension (CD) in semiconductor manufacturing nowadays, but, as all metrology tools, it will face considerable challenges to keep up with the requirements of the future technology nodes. The root causes of these challenges are not uniquely related to the shrinking CD values, as one might expect, but to the increase in complexity of the devices in of morphology and chemical composition as well. In fact, complicated three-dimensional device architectures, high aspect ratio features, and wide variety of materials are some of the unavoidable characteristics of the future metrology nodes. In this paper, we report on the development of advanced CD-SEM metrology at imec on a variety of device platforms and processes, for both logics and memories. The large variety of results reported here a clear indication of the on-going creative effort needed to ensure that the critical potential of CD-SEM metrology tools is fully enabled for the 5 nm node and beyond. (c) 2019 The Japan Society of Applied Physics
引用
收藏
页数:13
相关论文
共 50 条
  • [41] PANEL: EDA Challenges at Advanced Technology Nodes B
    Liao, Guang-Wan
    PROCEEDINGS OF THE 2024 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2024, 2024, : 69 - 69
  • [42] PANEL: EDA Challenges at Advanced Technology Nodes C
    Chang, Keh-Jeng
    PROCEEDINGS OF THE 2024 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2024, 2024, : 73 - 73
  • [43] Soft Error Trends in Advanced Silicon Technology Nodes
    Bhuva, B.
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [44] Advanced BEOL process integration for logic technology nodes
    Park, Chanhoo
    Choi, Minkwon
    Kim, ChangHyun
    Koo, Bonhyeok
    Kweon, O. Young
    Park, Jinhyeung
    Jung, Juyoung
    Choi, Yunki
    Lee, Kyoung-Woo
    Ahn, Jeong Hoon
    Ku, Ja-Hum
    2023 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, IITC AND IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE, MAM, IITC/MAM, 2023,
  • [45] CMP Challenges for Advanced Technology Nodes beyond Si
    John H Zhang
    Stan Tsai
    Charan Surisetty
    Jody Fronheiser
    Shariq Siddiqui
    Steven Bentley
    Raghuveer Patlolla
    Donald F. Canaperi
    Walter Kleemeier
    Cathy Labelle
    MRS Advances, 2017, 2 (51) : 2891 - 2902
  • [46] Introduction to the Panel on EDA Challenges at Advanced Technology Nodes
    Chen, Tung-Chieh
    PROCEEDINGS OF THE 2024 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2024, 2024, : 61 - 61
  • [47] Panel Statement: EDA Needs at Advanced Technology Nodes
    Kahng, Andrew B.
    PROCEEDINGS OF THE 2024 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2024, 2024, : 63 - 63
  • [48] Physical Verification at Advanced Technology Nodes and the Road Ahead
    Rey, Juan C.
    PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), 2020, : 143 - 143
  • [49] MASK DATA PREPARATION FLOW FOR ADVANCED TECHNOLOGY NODES
    Marques, Antonio
    Miramond, Corinne
    Echene, Loic
    Ndiaye, Omar
    Entradas, Jorge
    Toublan, Olivier
    Schulze, Steffen
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XIX, 2012, 8441
  • [50] Performance predictions of interconnect networks for advanced technology nodes
    Gallitre, M.
    Farcy, A.
    Blampey, B.
    Bermond, C.
    Flechet, B.
    Ancey, P.
    MICROELECTRONIC ENGINEERING, 2010, 87 (03) : 321 - 323