Floating zone silicon wafer bonded to Czochralski silicon substrate by surface-activated bonding at room temperature for infrared complementary metal-oxide-semiconductor image sensors

被引:0
|
作者
Koga, Yoshihiro [1 ]
Kurita, Kazunari [1 ]
机构
[1] SUMCO Corp, Imari, Saga 8494256, Japan
关键词
TOF; time of flight; CIS; imaging sensor; surface activated bonding; SAB; infrared; DIFFUSION; DEFECTS;
D O I
暂无
中图分类号
O59 [应用物理学];
学科分类号
摘要
We propose to use a bonding wafer as an alternative epitaxial wafer with an extra thick epitaxial layer of more than 100 mu m thickness to fabricate vertical time-of-flight (TOF) complementary metal-oxide-semiconductor (CMOS) imaging sensors that can detect infrared (IR) radiation of wavelength greater than 1120 nm. This bonding wafer comprises a floating zone (FZ)-grown silicon wafer bonded to a Czochralski (CZ)-grown silicon substrate by room-temperature surface-activated bonding. Because the device-fabricating region is formed by bonding the FZ-grown wafer to the CZ-grown silicon substrate at room temperature, the oxygen concentration in this region is decreased to less than that in an epitaxial wafer. In addition, our bonded wafer can have a strong gettering capability for oxygen and transition metals (nickel, copper, and iron) in the bonding interface. Furthermore, the bonded wafer can inhibit out-diffusion of oxygen or transition metal to the device-fabricating region from the CZ-grown silicon substrate, and the device-fabricating region can have fewer impurities after fabricating the devices in the bonded wafer. Therefore, we consider that this bonded wafer can be fabricated by the simple processes of bonding and grinding (polishing) at room temperature without thermal stress, and this method is effective for decreasing the dark currents and white-spot defects generated owing to the presence of oxygen or transition metal, which are undesirable in advanced TOF-CMOS imaging sensors of a vertical structure.
引用
收藏
页数:10
相关论文
共 37 条
  • [32] Room-temperature detection of spin accumulation in silicon across Schottky tunnel barriers using a metal-oxide-semiconductor field effect transistor structure (invited)
    Hamaya, K.
    Ando, Y.
    Masaki, K.
    Maeda, Y.
    Fujita, Y.
    Yamada, S.
    Sawano, K.
    Miyao, M.
    JOURNAL OF APPLIED PHYSICS, 2013, 113 (17)
  • [33] Variable-Dynamic-Range Complementary Metal-Oxide-Semiconductor Image Sensor with Gate/Body-Tied Metal Oxide Silicon Field Effect Transistor-Type Photodetector Using Feedback Structure
    Bae, Myunghan
    Jo, Sung-Hyun
    Choi, Byung-Soo
    Lee, Hee Ho
    Choi, Pyung
    Shin, Jang-Kyoo
    SENSORS AND MATERIALS, 2016, 28 (01) : 13 - 19
  • [34] Low-temperature formation of highly reliable silicon-nitride gate dielectrics with suppressed soft-breakdown phenomena for advanced complementary metal-oxide-semiconductor technology
    Nakajima, A
    Khosru, QDM
    Yoshimoto, T
    Kidera, T
    Yokoyama, S
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2002, 20 (04): : 1406 - 1409
  • [35] Silicon nanowire n-type metal-oxide-semiconductor field-effect transistors and single-electron transistors at room temperature under uniaxial tensile strain
    Jeong, YeonJoo
    Miyaji, Kousuke
    Saraya, Takuya
    Hiramoto, Toshiro
    JOURNAL OF APPLIED PHYSICS, 2009, 105 (08)
  • [36] Fabricating metal-oxide-semiconductor field-effect transistors on a polyethylene terephthalate substrate by applying low-temperature layer transfer of a single-crystalline silicon layer by meniscus force
    Sakaike, Kohei
    Akazawa, Muneki
    Nakamura, Shogo
    Higashi, Seiichiro
    APPLIED PHYSICS LETTERS, 2013, 103 (23)
  • [37] Low-Temperature Behaviors of Phonon-Limited Electron Mobility of Sub-10-nm-Thick Silicon-on-Insulator Metal-Oxide-Semiconductor Field-Effect Transistor with (001) and (111) Si Surface Channels
    Omura, Yasuhisa
    Yamamura, Tsuyoshi
    Sato, Shingo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (07)