共 50 条
- [31] Reconfigurable scan architecture for test power and data volume reduction IEICE ELECTRONICS EXPRESS, 2017, 14 (13):
- [35] Compressing test data for deterministic BIST using a reconfigurable scan architecture PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 299 - +
- [36] Virtual Reconfigurable Scan-chains on FPGAs for Optimized Board Test 2015 16TH LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2015,
- [38] Optimal segmented scan and simulation of reconfigurable architectures on fixed connection networks HIGH PERFORMANCE COMPUTING - HIPC 2000, PROCEEDINGS, 2001, 1970 : 51 - 60
- [39] Post-Silicon Validation of IEEE 1687 Reconfigurable Scan Networks 2019 IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2019,