Thermo-Mechanical Simulations of a Copper-to-Copper Direct Bonded 3D TSV Chip Package Interaction Test Vehicle

被引:0
|
作者
Park, Ah-Young [1 ]
Ferrone, Daniel [1 ]
Cain, Stephen [1 ]
Jung, Dae Young [1 ]
Murray, Bruce T. [1 ]
Park, Seungbae [1 ]
Hummler, Klaus [2 ]
机构
[1] SUNY Binghamton, Binghamton, NY 13902 USA
[2] SEMATECH, Albany, NY USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through-silicon via (TSV) technology has the potential to overcome existing limitations of miniaturization and to increase the performance of electronic devices. However, the interface between the solder and copper via has introduced some reliability issues. In contrast to conventional solder-based interconnects, Cu-Cu direct thermo-compression bonding (CuDB) presents an alternative to enable 3D package integration. Direct copper bonding has many advantages, including a reduction in soldering process steps, fine interconnect density, enhanced thermal conductivity, and less concern about intermetallic compounds (IMC) formation. To study the reliability of a device using direct copper bonding, a parametric study based on thermo-mechanical simulations is conducted to evaluate the design of a 3D test vehicle with direct copper bonding. Sub-modeling and lumped parameter methods are employed to account for the large differences in scale from the TSV level to the package level. Thermal simulations are performed for various package and heat source configurations using both finite element analysis and compact thermal models. Parameters of interest include TSV density, heater locations, power density and number of active layers. These thermal simulations yield global temperature distributions, as well as junction temperatures and the locations and magnitudes of hotspots. From the thermal modeling, temperature distributions and their corresponding temperature gradients are used in the mechanical analysis of the structures using finite element analysis for both linear and nonlinear constitutive behavior. The contact method is implemented to account for brittle layers of SiO2 at the CuDB interfaces. Induced stress at the CuDB interfaces and warpage of the full model are analyzed with respect to the coefficient of thermal expansion (CTE) mismatch and applied thermal gradients. In addition, effects of design parameters such as die thickness, TSV pitch, and copper pad size are quantified with respect to the thermal performance and reliability of the package.
引用
收藏
页码:2228 / 2234
页数:7
相关论文
共 32 条
  • [21] Study on thermo-mechanical reliability of 3D stacked chip SiP based on cavity substrate
    Hou, Fengze
    Li, Jun
    Xie, Huiqin
    Guo, Xueping
    Cao, Liqiang
    Lu, Yuan
    Wan, Lixi
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 878 - 881
  • [22] Parallel Adaptive Finite Element Package with Dynamic Load Balancing for 3D Thermo-Mechanical Problems
    Olas, Tomasz
    Lesniak, Robert
    Wyrzykowski, Roman
    Gepner, Pawel
    PARALLEL PROCESSING AND APPLIED MATHEMATICS, PT I, 2010, 6067 : 299 - +
  • [23] An Efficient and High Quality Chemical Mechanical Polishing Method for Copper Surface in 3D TSV Integration
    Liu, Zhan
    Tian, Qing
    Li, Junhui
    Liu, Xiaohe
    Zhu, Wenhui
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2019, 32 (03) : 346 - 351
  • [24] CMOS STRESS SENSOR FOR 3D INTEGRATED CIRCUITS: THERMO-MECHANICAL EFFECTS OF THROUGH SILICON VIA (TSV) ON SURROUNDING SILICON
    Ewuame, Komi Atchou
    Fiori, Vincent
    Inal, Karim
    Bouchard, Pierre-Olivier
    Gallois-Garreignot, Sebastien
    Lionti, Sylvain
    Tavernier, Clement
    Jaouen, Herve
    2014 15TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2014,
  • [25] The interfacial thermo-mechanical reliability of 3D memory-chip stacking with through silicon via array
    Yuwen, Hui-Hui
    Qin, Hong-Bo
    Zhou, Min-Bo
    Zhang, Xin-Ping
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [26] Sub-modeling Technique for Thermo-Mechanical Simulation of Solder Microbumps Assembly in 3D Chip Stacking
    Khong, Chee Houe
    Yu, Aibin
    Zhang, Xiaowu
    Kripesh, V.
    Pinjala, D.
    Kwong, Dim-Lee
    Chen, Scott
    Chan, Chien-Feng
    Chao, Chun-Chieh
    Chiu, Chi-Hsin
    Huang, Chih-Ming
    Chen, Carl
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 591 - +
  • [27] Hybrid Thermo-Mechanical Contact Algorithm for 3D SPH-FEM Multi-Physics Simulations
    Fraser, Kirk A.
    St-Georges, Lyne
    Kiss, Laszlo I.
    Chiricota, Yves
    PARTICLE-BASED METHODS IV-FUNDAMENTALS AND APPLICATIONS, 2015, : 275 - 286
  • [28] Fabrication and Reliability Investigation of Copper Pillar and Tapered Through Silicon Via (TSV) for Direct Bonding in 3D Integration
    Chang, Yu-Wei
    Chen, Kuan-Neng
    PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 439 - 442
  • [29] An RDL Modeling and Thermo-Mechanical Simulation Method of 2.5D/3D Advanced Package Considering the Layout Impact Based on Machine Learning
    Wu, Xiaodong
    Wang, Zhizhen
    Ma, Shenglin
    Chu, Xianglong
    Li, Chunlei
    Wang, Wei
    Jin, Yufeng
    Wu, Daowei
    MICROMACHINES, 2023, 14 (08)
  • [30] Interfacial delamination investigation between copper bumps in 3D chip stacking package by using the modified virtual crack closure technique
    Wu, C. J.
    Hsieh, M. C.
    Chiu, C. C.
    Yew, M. C.
    Chiang, K. N.
    MICROELECTRONIC ENGINEERING, 2011, 88 (05) : 739 - 744