共 32 条
- [21] Study on thermo-mechanical reliability of 3D stacked chip SiP based on cavity substrate PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 878 - 881
- [22] Parallel Adaptive Finite Element Package with Dynamic Load Balancing for 3D Thermo-Mechanical Problems PARALLEL PROCESSING AND APPLIED MATHEMATICS, PT I, 2010, 6067 : 299 - +
- [24] CMOS STRESS SENSOR FOR 3D INTEGRATED CIRCUITS: THERMO-MECHANICAL EFFECTS OF THROUGH SILICON VIA (TSV) ON SURROUNDING SILICON 2014 15TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2014,
- [25] The interfacial thermo-mechanical reliability of 3D memory-chip stacking with through silicon via array 2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
- [26] Sub-modeling Technique for Thermo-Mechanical Simulation of Solder Microbumps Assembly in 3D Chip Stacking 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 591 - +
- [27] Hybrid Thermo-Mechanical Contact Algorithm for 3D SPH-FEM Multi-Physics Simulations PARTICLE-BASED METHODS IV-FUNDAMENTALS AND APPLICATIONS, 2015, : 275 - 286
- [28] Fabrication and Reliability Investigation of Copper Pillar and Tapered Through Silicon Via (TSV) for Direct Bonding in 3D Integration PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 439 - 442