Design of Multiphase Decimation Filter IP Core in Software Radio Receiver

被引：0
|
作者：
Yu, Donghai [1 ]
Wang, Ningchen [1 ]
Gui, Yijun [1 ]
机构：
[1] Southeast Univ, State Key Lab Millimeter Waves, Nanjing 210096, Peoples R China
来源：
2008 4TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-31 | 2008年
关键词：
Software Radio; Multiphase Decimation Filter; IP Soft-Core; Dynamic Reconfiguration FPGA;
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
This thesis introduces the design of multiphase decimation filter IP core in software radio receiver in detail. This soft-core could automatically generate Verilog-HDL code with optimized-structure according to input parameters. The application of this core can decrease the design time and cost, and improve reliability; it can also be combined with the dynamic reconfiguration FPGA technology to realize the aim that real-time changing filter performance in order to satisfy the flexible demand of software radio application system.
引用
收藏
页码：1410 / 1414
页数：5
相关论文
共 50 条
  • [1] A Novel CIC Decimation Filter for GNSS Receiver Based on Software Defined Radio
    He, Zaimin
    Hu, Yonghui
    Wang, Kang
    Wu, Jianfeng
    Hou, Juan
    Ma, Langming
    2011 7TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2011,
  • [2] An efficient decimation Sinc-filter design for software radio applications
    Laddomada, M
    Lo Presti, L
    Mondin, M
    Ricchiuto, C
    2001 IEEE THIRD WORKSHOP ON SIGNAL PROCESSING ADVANCES IN WIRELESS COMMUNICATIONS, PROCEEDINGS, 2001, : 337 - 339
  • [3] Design and implementation of cascade decimation filter for radio communications
    Grati, K
    Ghazel, A
    Naviner, L
    Moatamri, F
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1603 - 1606
  • [4] Low power design of a decimation filter in multi-standard receiver
    Khouja, Nadia
    Grati, Khaled
    Ghazel, Adel
    Le Gal, Bertrand
    2008 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE, 2008, : 73 - +
  • [5] Decimation filter design
    Sokolovic, M
    Jovanovic, B
    Damnjanovic, M
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 601 - 604
  • [6] A Fractional Sample Rate Conversion filter for a Software Radio Receiver on FPGA
    Agarwal, Ashok
    Boppana, Lakshmi
    Kodali, Ravi Kishore
    TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
  • [7] Discrete-time decimation filter design for multistandard RF sub-sampling receiver
    Barrak, Rim
    Ghazel, Adel
    Ghannouchi, Fadhel
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1396 - +
  • [8] Design and Implementation of a Reconfigurable Decimation and Channel Selection Filter for GSM and UMTS Radio Standards
    Khouja, Nadia
    Grati, Khaled
    Ghazel, Adel
    Le Gal, Bertrand
    2009 IEEE WIRELESS COMMUNICATIONS & NETWORKING CONFERENCE, VOLS 1-5, 2009, : 323 - +
  • [9] Design of an integrated RF filter for the direct digitization front end of a dual GPS/GLONASS software radio receiver
    Brinegar, C
    Naishadham, K
    1998 IEEE RADIO AND WIRELESS CONFERENCE PROCEEDINGS - RAWCON 98, 1998, : 277 - 280
  • [10] Design of BPS digital frontend for software defined radio receiver
    Hong-mei Wang
    Jae-hyung Kim
    Fa-guang Wang
    Sang-hyuk Lee
    Xue-song Wang
    Journal of Central South University, 2015, 22 : 4709 - 4716
12345