Design and Implementation for High Speed LDPC Decoder with Layered Decoding

被引：12
|
作者：
Ding, Hong [1 ]
Yang, Shuai [1 ]
Luo, Wu [1 ]
Dong, Mingke [1 ]
机构：
[1] Peking Univ, Sch EE & CS, Natl Lab Local Fiber Opt Commun Networks & Adv Op, Satellite & Wireless Commun Lab, Beijing 100871, Peoples R China
来源：
2009 WRI INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND MOBILE COMPUTING: CMC 2009, VOL I | 2009年
关键词：
LDPC; layered decoder; highspeed;
D O I：
10.1109/CMC.2009.284
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a layered decoding algorithm for LDPC code and analyzes the advantages and challenge for high speed implementation. Simulation result indicates that layered decoding algorithm converge two times faster than traditional decoding algorithm. A new code, construction scheme aimed to design high speed LDPC decoder with layered decoding algorithm is put forward. This code construction method helps to increase the parallel degree of decoder by suffering with little performance loss. Using the layered decoding algorithm and code construction scheme, a length 2304, rate 1/2 LDPC decoder which can achieve about 768 Mbps information throughput has been implemented on FPGA platform.
引用
收藏
页码：156 / 160
页数：5
相关论文
共 50 条
  • [1] Design and Implementation of a High Speed MAP Decoder Architecture for Turbo Decoding
    Shrestha, Rahul
    Paily, Roy
    [J]. 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 86 - 91
  • [2] Design and implementation of LDPC decoder with high throughput
    Qiao, Hua
    Guan, Wu
    Dong, Mingke
    Xiang, Haige
    [J]. Beijing Daxue Xuebao (Ziran Kexue Ban)/Acta Scientiarum Naturalium Universitatis Pekinensis, 2008, 44 (03): : 347 - 352
  • [3] Efficient Decoder Design for High-Throughput LDPC Decoding
    Cui, Zhiqiang
    Wang, Zhongfeng
    Zhang, Xinmiao
    Jia, Qingwei
    [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1640 - +
  • [4] An Energy Efficient Layered Decoding Architecture for LDPC Decoder
    Jin, Jie
    Tsui, Chi-ying
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (08) : 1185 - 1195
  • [5] A Layered QC-LDPC Decoder Architecture for High Speed Communication System
    Sham, Chiu-Wing
    Chen, Xu
    Tam, Wai M.
    Zhao, Yue
    Lau, Francis C. M.
    [J]. 2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 475 - 478
  • [6] High Throughput Structured LDPC Layered Decoder
    Nidagundi, Jayashree C.
    Patil, Siddarama R.
    [J]. 2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2017, : 1559 - 1563
  • [7] Design and implementation of channel decoder with LDPC code
    Hu, Diqing
    Wang, Peng
    Wang, Jianzong
    Li, Tianquan
    [J]. EIGHTH INTERNATIONAL SYMPOSIUM ON OPTICAL STORAGE AND 2008 INTERNATIONAL WORKSHOP ON INFORMATION DATA STORAGE, 2009, 7125
  • [8] High-Throughput Layered Decoder Implementation for Quasi-Cyclic LDPC Codes
    Zhang, Kai
    Huang, Xinming
    Wang, Zhongfeng
    [J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2009, 27 (06) : 985 - 994
  • [9] A High-speed Satellite Internet Physical Layer LDPC Decoder Design and FPGA-based Implementation
    Cong, Zhang
    Feng, Gao
    [J]. 2022 11TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS (ICCCAS 2022), 2022, : 131 - 135
  • [10] High Throughput Layered Decoding of LDPC Codes
    Ismail, Mohamed
    Coon, Justin
    Ahmed, Imran
    Armour, Simon
    Kocak, Taskin
    [J]. 2009 IEEE 20TH INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS, 2009, : 1727 - 1731
12345