DRA: A dependable architecture for high-performance routers

被引:0
|
作者
Mandviwalla, M [1 ]
Tzeng, NF [1 ]
机构
[1] Univ SW Louisiana, Ctr Adv Comp Studies, Lafayette, LA 70504 USA
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Due to a relentless increase in the amount of mission-critical real-time traffic over a revenue-generating network, dependability has come forth as a vital measure for such a network. To prevent extended downtimes and loss of critical data, most commercial routers achieve-fault tolerance by adding substantial redundancies for critical components. However, they often fail to utilize existing resources efficiently, unduly limiting their achievable dependability. To significantly improve the dependability of existing routers, we propose an efficient dependable architecture for high-performance routers, called dependable router architecture (DRA). DRA augments existing resources to create an additional level of interconnection across linecards for channeling resources from non-faulty linecards to linecards with faulty components. We analyze DRA using Markov models to assess its dependability improvement.
引用
收藏
页码:265 / 272
页数:8
相关论文
共 50 条
  • [1] OpenVRoute: An Open Architecture for High-Performance Programmable Virtual Routers
    Bozakov, Zdravko
    Papadimitriou, Panagiotis
    2013 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (HPSR), 2013, : 191 - 196
  • [2] High-performance, Dependable Multiprocessor
    Ramos, Jeremy
    Samson, John
    Lupia, David
    Troxel, Ian
    Subramaniyan, Rajagopal
    Jacobs, Adam
    Greco, James
    Cieslewski, Grzegorz
    Curreri, John
    Fischer, Michael
    Grobelny, Eric
    George, Alan
    Aggarwal, Vikas
    Patel, Minesh
    Some, Raphael
    2006 IEEE AEROSPACE CONFERENCE, VOLS 1-9, 2006, : 2466 - +
  • [3] VOIQ: A practical high-performance architecture for the implementation of Single-Buffered routers
    Hu, Ximing
    Qu, Jing
    Li, Yinhai
    Wang, Binqiang
    EIGHTH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE COMPUTING IN ASIA-PACIFIC REGION, PROCEEDINGS, 2005, : 505 - 510
  • [4] MULTIPROCESSING IN HIGH-PERFORMANCE IP ROUTERS
    TANTAWY, A
    ZITTERBART, M
    IFIP TRANSACTIONS C-COMMUNICATION SYSTEMS, 1993, 9 : 235 - 254
  • [5] Design issues for high-performance active routers
    Wolf, T
    Turner, JS
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2001, 19 (03) : 404 - 409
  • [6] Issues in implementing queuing and scheduling for high-performance routers
    Kumar, P
    EDN, 2000, 45 (22) : 127 - +
  • [7] Issues in implementing queuing and scheduling for high-performance routers
    Kumar, Praveen
    2000, Cahner Publishing Co. (45)
  • [8] Efficient IP Routing Lookups for High-Performance Routers
    Chi, Hsin-Chou
    Wu, Chia-Ming
    Hsu, Sheng-Chin
    JOURNAL OF INTERNET TECHNOLOGY, 2013, 14 (02): : 265 - 272
  • [9] High-performance architecture
    Sherwin-Williams
    不详
    Finsh. Today, 2007, 2 (22-24):
  • [10] High-performance electronic switches/routers for high-speed Internet
    Hamdi, M
    Blumenthal, DJ
    Chao, HJ
    Leonardi, E
    Qiao, CM
    Yun, KY
    Ramaswami, R
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2003, 21 (04) : 481 - 485