Power-Aware Multiband-Multistandard CMOS Receiver System-Level Budgeting

被引:10
|
作者
El-Nozahi, Mohamed [1 ]
Sanchez-Sinencio, Edgar [1 ]
Entesari, Kamran [1 ]
机构
[1] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA
关键词
Multiband-multistandard (MB-MS) CMOS receiver; power consumption; system-level budgeting; TRANSCEIVER;
D O I
10.1109/TCSII.2009.2023353
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A systematic system-level design methodology for multiband-multistandard (MB-MS) wideband/reconfigurable CMOS receivers is presented. The methodology determines the specifications (noise figure (NF) and linearity) for each building block to minimize the overall power consumption. System-level simulations show that the gain variation of the LNA for various bands/ standards is an important factor in minimizing the power consumption for any MB-MS receiver. Analytical expressions for the optimum gain variation of the LNA, NF, and input-referred third-order intercept point of each building block are presented. The design methodology is applied to a wideband receiver covering global systems for mobile communications (GSM) 900-and 1900-MHz bands, global positioning systems (GPS), and wideband code-division multiple-access (WCDMA) standards. As an example, the estimated power consumption is reduced by 40% when compared with the approach where the gain of the LNA is constant.
引用
收藏
页码:570 / 574
页数:5
相关论文
共 50 条
  • [1] System-level power-aware scheduling by operation-based prediction
    Chang, KC
    Chen, TF
    Chuang, NY
    [J]. PSC '05: Proceedings of the 2005 International Conference on Pervasive Systems and Computing, 2005, : 154 - 160
  • [2] System-level power-aware design techniques in real-time systems
    Unsal, OS
    Koren, I
    [J]. PROCEEDINGS OF THE IEEE, 2003, 91 (07) : 1055 - 1069
  • [3] Efficient system-level prototyping of power-aware dynamic memory managers for embedded systems
    Atienza, D
    Mamagkakis, S
    Poletti, F
    Mendias, JM
    Catthoor, F
    Benini, L
    Soudris, D
    [J]. INTEGRATION-THE VLSI JOURNAL, 2006, 39 (02) : 113 - 130
  • [4] Variation-Aware System-Level Power Analysis
    Chandra, Saumya
    Lahiri, Kanishka
    Raghunathan, Anand
    Dey, Sujit
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (08) : 1173 - 1184
  • [5] CMOS low power baseband chain for a GSM/DECT multistandard receiver
    Elwan, H
    Ravindran, A
    Ismail, M
    [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2002, 149 (5-6): : 337 - 347
  • [6] Design of a Power-Aware Digital Image Rejection Receiver
    Cetin, Ediz
    Kale, Izzet
    Morling, Richard C. S.
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 209 - 212
  • [7] Power allocation in Uplink Multiband Satellite System with Nonlinearity-Aware Receiver
    Louchart, Arthur
    Ciblat, Philippe
    Poulliat, Charly
    [J]. SPAWC 2021: 2021 IEEE 22ND INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING ADVANCES IN WIRELESS COMMUNICATIONS (IEEE SPAWC 2021), 2020, : 201 - 205
  • [8] DESIGN AT THE SYSTEM-LEVEL WITH VLSI CMOS
    SECHLER, RF
    GROHOSKI, GF
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 5 - 22
  • [9] A 1.8-V wide-band CMOS LNA for multiband multistandard front-end receiver
    Adiseno
    Magnusson, H
    Olsson, H
    [J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 141 - 144
  • [10] A 2.4 to 5.4 GHz low power CMOS reconfigurable LNA for multistandard wireless receiver
    Fu, Chang-Tsung
    Ko, Chun-Lin
    Kuo, Chien-Nan
    [J]. 2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 65 - +