PECVD Low-k SIOC (k=2.8) as a cap layer for 200nm pitch Cu interconnect using porous Low-k dielectrics (k=2.3)

被引：5

作者：

Lee, SG ^{[1
]}

Yoshie, T ^{[1
]}

Sudo, Y ^{[1
]}

Soda, E ^{[1
]}

Yoneda, K ^{[1
]}

Yoon, BU ^{[1
]}

Kobayashi, H ^{[1
]}

Kageyama, S ^{[1
]}

Misawa, K ^{[1
]}

Kondo, S ^{[1
]}

Nasuno, T ^{[1
]}

Matsubara, Y ^{[1
]}

Ohashi, N ^{[1
]}

Kobayashi, N ^{[1
]}

机构：

[1] Semicond Leading Edge Technol Inc, Selete, Tsukuba, Ibaraki 3058569, Japan

来源：

PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE | 2004年

关键词：

D O I：

10.1109/IITC.2004.1345685

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This work proposes a use of PECVD low-k carbon-doped SiO2 (SiOC) as a cap layer for 200nm pitch Cu interconnects using high-modulus porous MSQ (k=2.3) to reduce the low-k void formation and the effective dielectric constant (keff). The mechanism of void suppression is due to the high permeability of SiOC film for fluorine (F), which is incorporated in p-MSQ during damascene etching. The elimination of voids by application of SiOC cap layer is confirmed by FIB analysis as well as the electrical characteristics. The keff value of 200nm pitch Cu/p-MSQ interconnects is reduced using SiOC cap layer, which is in good agreement with the calculation. Thus, this process is promising for the reliable porous ultra low-k for the 65nm node and beyond.

引用

页码：63 / 65

页数：3

共 50 条

[41] Integration of a low-k α-SiOC:H dielectric with Cu interconnects
Ahn, JH
Lee, KT
Oh, BJ
Lee, YJ
Liu, SH
Jung, MK
Kim, YW
Suh, KP
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (04) : 422 - 426
[42] Etch challenges of low-k dielectrics
Lam Research Corp., Fremont, CA, United States
不详
Solid State Technol, 6 (71-78):
[43] Plasma etching of low-k dielectrics
Thomas, Dave
Powell, Kevin
Song, Yiping
Tossell, David
European Semiconductor, 2000, 22 (05): : 30 - 31
[44] 90 nm generation Cu/CVD low-k (k<2.5) interconnect technology
Bao, TI
Ko, CC
Song, JY
Li, LP
Lu, HH
Lu, YC
Chen, YH
Jang, SM
Liang, MS
INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 583 - 586
[45] Integration of Cu damascene with pore-sealed PECVD porogen low-k (k=2.5) dielectrics for 65nm generation
Yeh, M. L.
Chou, C. C.
Bao, T. I.
Lin, K. C.
Chen, I. I.
Huang, K. P.
Wu, Z. C.
Jeng, S. M.
Yu, C. H.
Liang, M. S.
2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 133 - +
[46] Plasma etching of low-k dielectrics
Thomas, Dave
Powell, Kevin
Song, Yiping
Tossell, David
European Semiconductor Design Production Assembly, 2000, 22 (05): : 30 - 31
[47] Predicting the market in low-k dielectrics
Corbett, M
Davis, JC
SOLID STATE TECHNOLOGY, 2000, 43 (04) : 38 - +
[48] The case for nonporous low-k dielectrics
Rantala, JT
McLaughlin, W
Reid, JS
Beery, D
Hacker, NP
SOLID STATE TECHNOLOGY, 2003, 46 (12) : 34 - +
[49] Plasma processing of low-k dielectrics
Baklanov, Mikhail R.
de Marneffe, Jean-Francois
Shamiryan, Denis
Urbanowicz, Adam M.
Shi, Hualiang
Rakhimova, Tatyana V.
Huang, Huai
Ho, Paul S.
JOURNAL OF APPLIED PHYSICS, 2013, 113 (04)
[50] Reliability robustness of 65nm BEOL Cu damascene interconnects using porous CVD low-k dielectrics with k=2.2
Lin, KC
Lu, YC
Li, LP
Chen, BT
Chang, HL
Lu, HH
Jeng, SM
Jang, SM
Liang, MS
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 66 - 67

← 1 2 3 4 5 →