PECVD Low-k SIOC (k=2.8) as a cap layer for 200nm pitch Cu interconnect using porous Low-k dielectrics (k=2.3)

被引:5
|
作者
Lee, SG [1 ]
Yoshie, T [1 ]
Sudo, Y [1 ]
Soda, E [1 ]
Yoneda, K [1 ]
Yoon, BU [1 ]
Kobayashi, H [1 ]
Kageyama, S [1 ]
Misawa, K [1 ]
Kondo, S [1 ]
Nasuno, T [1 ]
Matsubara, Y [1 ]
Ohashi, N [1 ]
Kobayashi, N [1 ]
机构
[1] Semicond Leading Edge Technol Inc, Selete, Tsukuba, Ibaraki 3058569, Japan
关键词
D O I
10.1109/IITC.2004.1345685
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work proposes a use of PECVD low-k carbon-doped SiO2 (SiOC) as a cap layer for 200nm pitch Cu interconnects using high-modulus porous MSQ (k=2.3) to reduce the low-k void formation and the effective dielectric constant (keff). The mechanism of void suppression is due to the high permeability of SiOC film for fluorine (F), which is incorporated in p-MSQ during damascene etching. The elimination of voids by application of SiOC cap layer is confirmed by FIB analysis as well as the electrical characteristics. The keff value of 200nm pitch Cu/p-MSQ interconnects is reduced using SiOC cap layer, which is in good agreement with the calculation. Thus, this process is promising for the reliable porous ultra low-k for the 65nm node and beyond.
引用
收藏
页码:63 / 65
页数:3
相关论文
共 50 条
  • [1] 65nm-node low-k/Cu interconnect in "Asuka" project - Porous low-k for manufacturing
    Kobayashi, N
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 3 - 14
  • [2] Reliability of low-k interconnect dielectrics
    Haase, Gaddi
    2012 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2012, : 35 - 35
  • [3] Robust low-k diffusion barrier (k=3.5) for 45-nm node low-k (k=2.3)/Cu integration
    Yoneda, K.
    Kato, M.
    Nakao, S.
    Kondo, S.
    Matsuki, V.
    Matsushita, K.
    Ohara, N.
    Kaneko, S.
    Fukazawa, A.
    Kimura, T.
    Kamigaki, Y.
    Kobayashi, N.
    PROCEEDINGS OF THE IEEE 2006 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2006, : 184 - 186
  • [4] Cu/Low-k TDDB degradation using ultra low-k (ULK) dielectrics
    Miura, Noriko
    Goto, Kinya
    Hashii, Shinobu
    Suzumura, Naohito
    Miyazaki, Hiroshi
    Matsumoto, Masahiro
    Matsuura, Masazumi
    Asai, Koyu
    ADVANCED METALLIZATION CONFERENCE 2006 (AMC 2006), 2007, : 481 - 487
  • [5] A 45 nm CMOS node Cu/Low-k/ultra low-k PECVD SiCOH (k=2.4) BEOL technology
    Sankaran, S.
    Arai, S.
    Augur, R.
    Beck, M.
    Biery, G.
    Bolom, T.
    Bonilla, G.
    Bravo, O.
    Chanda, K.
    Chae, M.
    Chen, F.
    Clevenger, L.
    Cohen, S.
    Cowley, A.
    Davis, P.
    Demarest, J.
    Doyle, J.
    Dimitrakopoulos, C.
    Economikos, L.
    Edelstein, D.
    Farooq, M.
    Filippi, R.
    Fitzsimmons, J.
    Fuller, N.
    Gates, S. M.
    Greco, S. E.
    Grill, A.
    Grunow, S.
    Hannon, R.
    Ida, K.
    Jung, D.
    Kaltalioglu, E.
    Kelling, M.
    Ko, T.
    Kumar, K.
    Labelle, C.
    Landis, H.
    Lane, M. W.
    Landers, W.
    Lee, M.
    Li, W.
    Liniger, E.
    Liu, X.
    Lloyd, J. R.
    Liu, W.
    Lustig, N.
    Malone, K.
    Marokkey, S.
    Matusiewicz, G.
    McLaughlin, P. S.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 89 - +
  • [6] Designing porous low-k dielectrics
    Golden, Josh H.
    Hawker, Craig J.
    Ho, Paul S.
    Semiconductor International, 2001, 24 (05) : 79 - 88
  • [7] Porous low-k dielectrics using ultraviolet curing
    Jain, S
    Zubkov, V
    Nowak, T
    Demos, A
    Rocha, JC
    SOLID STATE TECHNOLOGY, 2005, 48 (09) : 43 - +
  • [8] Surface modification of porous low-k dielectrics
    Le, QT
    Whelan, CM
    Struyf, H
    Brongersma, SH
    Conard, T
    Boullart, W
    Vanhaelemeersch, S
    Maex, K
    THIN FILM MATERIALS, PROCESSES, AND RELIABILITY: PLASMA PROCESSING FOR THE 100 NM NODE AND COPPER INTERCONNECTS WITH LOW-K INTER-LEVEL DIELECTRIC FILMS, 2003, 2003 (13): : 206 - 215
  • [9] Porous low-k dielectrics: Material properties
    Tyberg, C
    Huang, E
    Hedrick, J
    Simonyi, E
    Gates, S
    Cohen, S
    Malone, K
    Wickland, H
    Sankarapandian, M
    Toney, M
    Kim, HC
    Miller, R
    Volksen, W
    Rice, P
    Lurio, L
    POLYMERS FOR MICROELECTRONICS AND NANOELECTRONICS, 2004, 874 : 161 - 172
  • [10] Modeling and Simulation of Cu Drift in Porous low-k Dielectrics
    Ali, R.
    King, S. W.
    Orlowski, M.
    SEMICONDUCTORS, DIELECTRICS, AND METALS FOR NANOELECTRONICS 15: IN MEMORY OF SAMARES KAR, 2017, 80 (01): : 327 - 337