Built-in self-testing based on compressed 2-dimensional signature analysis

被引：2

作者：

Cai, CX ^{[1
]}

Wang, XT ^{[1
]}

Peng, YN ^{[1
]}

机构：

[1] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China

来源：

2001 CIE INTERNATIONAL CONFERENCE ON RADAR PROCEEDINGS | 2001年

关键词：

built-in self-testing; signature analysis; faulty coverage ratio;

D O I：

10.1109/ICR.2001.984853

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The designing process of modem electronic systems demands high system reliability and maintainability. In order to perform fault detection, localization and isolation effectively, it is necessary to design a Built-In Self-Testing (BIST) module specific for the corresponding system. This paper presents a BIST method based on the compressed 2-dimensional signature analysis. The principle of compression and performance of test are discussed in detail. Using the presented method, a high Faulty Coverage Ratio (FCR) can be achieved with a short signature compressed in both time domain and space domain. Theoretical analysis shows that this method is reliable and it can be easily implemented in hardware.

引用

页码：885 / 888

页数：4

共 50 条

[21] BUILT-IN SELF-TESTING OF COMMUNICATIONS-SYSTEMS USING ASIC TECHNOLOGY
NOVAK, F
SUTANOVAC, N
TROBEC, R
MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (08) : 475 - 480
[22] A SELF-TESTING GROUP-PARITY PREDICTION CHECKER AND ITS USE FOR BUILT-IN TESTING
FUJIWARA, E
MUTOH, N
MATSUOKA, K
IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (06) : 578 - 583
[23] Built-In Oscillation-Based Self-Testing of a 2.4 GHz LNA in 0.35μm CMOS
Nel, Hendrik P.
Stander, Tinus
Dualibe, Fortunato C.
2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 837 - 840
[24] Pseudorandom Test Pattern Generators for Built-in Self-Testing: A Power Reduction Method
I. A. Murashko
V. N. Yarmolik
Automation and Remote Control, 2004, 65 : 1265 - 1275
[25] Getting errors to catch themselves - Self-testing of VLSI circuits with built-in hardware
Das, SR
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (03) : 941 - 955
[26] Pseudorandom test pattern generators for built-in self-testing: A power reduction method
Murashko, IA
Yarmolik, VN
AUTOMATION AND REMOTE CONTROL, 2004, 65 (08) : 1265 - 1275
[27] A new test pattern generator design approach for VLSI built-in self-testing
Yarmolik, VN
Murashko, IA
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1995, (06): : 25 - 35
[28] Exploiting Structural Redundancy of SIMD Accelerators for their Built-In Self-Testing/Diagnosis and Reconfiguration
Strano, Alessandro
Bertozzi, Davide
Grasset, Arnaud
Yehia, Sami
ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 141 - 148
[29] A NEW APPROACH TO THE DESIGN OF BUILT-IN SELF-TESTING PLAS FOR HIGH FAULT COVERAGE
UPADHYAYA, SJ
SALUJA, KK
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 60 - 67
[30] CELLULAR AUTOMATA-BASED SIGNATURE ANALYSIS FOR BUILT-IN SELF-TEST
HORTENSIUS, PD
MCLEOD, RD
CARD, HC
IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (10) : 1273 - 1283

← 1 2 3 4 5 →