An 8 1 Gb/s, 1.2V TIALA-Retimer in Standard 65nm CMOS

被引：0

作者：

Shahramian, Shahriar ^{[1
]}

Carusone, Anthony Chan ^{[1
]}

Schvan, Peter ^{[2
]}

Voinigescu, Sorin P. ^{[1
]}

机构：

[1] Univ Toronto, Dept ECE, Toronto, ON, Canada

[2] Nortel Networks, Ottawa, ON, Canada

来源：

2008 IEEE CSIC SYMPOSIUM | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes the fastest full-rate retiming circuit reported to date in any semiconductor technology. By combining low- and high-V-T MOSFETs on the data and clock path, respectively, and CMOS-inverter based transimpedance amplifiers as low-noise, broadband preamplifiers, record speed is achieved with 1.2V supply. The power consumption of the 81GRz latch is only 9.6mW. On-wafer measurements demonstrate correct full-rate retiming up to 81Gb/s with jitter reduction and rise/fall time improvements.

引用

页码：182 / +

页数：2

共 50 条

[11] A 27-1 Low-Power Half-Rate 16-Gb/s Charge-Mode PRBS Generator in 1.2V, 65nm CMOS
Govindaswamy, Prema Kumar
Pasupureddi, Vijaya Sankara Rao
2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 212 - 215
[12] A 1.2V Sample-and-Hold Circuit for 14-Bit 250MS/s Pipeline ADC in 65nm CMOS
Wang Xuan
Li Fule
Wu Bin
BUSINESS, ECONOMICS, FINANCIAL SCIENCES, AND MANAGEMENT, 2012, 143 : 507 - 514
[13] A 9.43-ENOB 160MS/s 1.2V 65nm CMOS ADC Based on Multi-Stage Amplifiers
Kim, Young-Ju
Choi, Hee-Cheol
Lee, Kyung-Hoon
Ahn, Gil-Cho
Lee, Seung-Hoon
Kim, Ju-Hwa
Moon, Kyoung-Jun
Choi, Michael
Moon, Kyoung-Ho
Park, Ho-Jin
Park, Byeong-Ha
PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 271 - +
[14] A 1.2V Receiver Front-End for Multi-Standard Wireless Applications in 65 nm CMOS LP
Vidojkovic, M.
Sanduleanu, M. A. T.
Vidojkovic, V.
van der Tang, J.
Baltus, P.
van Roermund, A. H. M.
ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 414 - +
[15] A 20 Gb/s Limiting Amplifier in 65nm CMOS Technology
He, Rui
Xu, Jianfei
Yan, Na
Hao, Min
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[16] Charge controlled delay element enabled widely linear power efficient MPCG-MDLL in 1.2V, 65nm CMOS
Kammari, Raviteja
Pasupureddi, Vijaya Sankara Rao
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (02) : 198 - 213
[17] A 1.2V 20 dBm 60 GHz Power Amplifier with 32.4 dB Gain and 20 % Peak PAE in 65nm CMOS
Larie, Aurelien
Kerherve, Eric
Martineau, Baudouin
Knopik, Vincent
Belot, Didier
PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014), 2014, : 175 - +
[18] A 1.2V high conversion gain mixer with reused gm stage in 65 nm CMOS
Wu, Jianhui
Chen, Chao
Ji, Xincun
IEICE ELECTRONICS EXPRESS, 2013, 10 (11): : 1 - 5
[19] A 8x8 compact SRAM in 65nm standard CMOS technology
Di, Qian
Yang, Jincheng
Feng, Peng
Wu, Nanjian
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 567 - 569
[20] 100Gb/s Ethernet Chipsets in 65nm CMOS Technology
Jiang, Jhih-Yu
Chiang, Ping-Chuan
Hung, Hao-Wei
Lin, Chen-Lun
Yoon, Ty
Lee, Jri
2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 120 - U908

← 1 2 3 4 5 →