Warpage and Stress Optimization of Wafer-level Package of MEMS with Glass Frit Bonding

被引:0
|
作者
Xu, Gaowei [1 ]
Zhu, Chunsheng [1 ]
Ye, Jiaotuo [1 ]
Li, Heng [1 ]
Gai, Wei [1 ]
Luo, Le [1 ]
机构
[1] Chinese Acad Sci, State Key Lab Transducer Technol, Shanghai Inst Microsyst & Informat Technol, Shanghai 200050, Peoples R China
关键词
warpage; stress; optimization; glass frit; wafer level package (WLP); finite-element method (FEM); MOS (multi-beam optical sensor) deformation measurement; micro electro mechanical systems (MEMS);
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Warpage issue of wafer level package (WLP) has caught the attention of WLP industry. This paper aims at the warpage characteristics and optimization of the WLP (consisting of silicon MEMS wafer and silicon cover wafer) with glass frit bonding. Finite-element method (FEM) was used to study the warpage and stress optimization of the Si-Si bonding WLP. Some factors which affect WLP warpage, such as CTE (coefficient of thermal expansion) and Young's modulus of glass frit, ring thickness & width of glass frit and bonding temperature etc. were optimized. The stress of WLP was also calculated and the reliability level of the MEMS device was estimated. It turned out that CTE and Young modulus of glass frit are the key parameters for decreasing WLP warpage and stress and promoting the MEMS WLP. Ring width of glass frit and the thickness of silicon cover plate wafer have little impacts on WLP stress and warpage. With the optimized parameters taken into account, the stress in MEMS WLP falls down. Those optimization results have been put into actual WLP manufacture.
引用
收藏
页码:1075 / 1079
页数:5
相关论文
共 50 条
  • [21] Wafer level encapsulation of microsystems using glass frit bonding
    Knechtel, R
    Wiemer, M
    Frömel, J
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2006, 12 (05): : 468 - 472
  • [22] Wafer level encapsulation of microsystems using glass frit bonding
    R. Knechtel
    M. Wiemer
    J. Frömel
    Microsystem Technologies, 2006, 12 : 468 - 472
  • [23] An SOI-MEMS technology using substrate layer and bonded glass as wafer-level package
    Li, ZH
    Hao, YL
    Zhang, DC
    Li, T
    Wu, GY
    SENSORS AND ACTUATORS A-PHYSICAL, 2002, 96 (01) : 34 - 42
  • [24] Novel method of wafer-level and package-level process simulation for warpage optimization of 2.5D TSV
    Lee, Su Chang
    Han, Sun Woo
    Hong, Jong Pa
    Kun, Sang O.
    Kwak, Dong Ok
    Nam, Soohyun
    Park, Yukyung
    Lee, Jong Ho
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1527 - 1531
  • [25] Low temperature bonding process for wafer-level MEMS packaging
    Wei, J
    Wong, CK
    Lee, LC
    2004 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2004, : A19 - A26
  • [26] Wafer-Level Package With Simultaneous TSV Connection and Cavity Hermetic Sealing by Solder Bonding for MEMS Device
    Cao, Yuhan
    Ning, Wenguo
    Luo, Le
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2009, 32 (03): : 125 - 132
  • [27] Warpage Modeling and Characterization to Simulate the Fabrication Process of Wafer-Level Adhesive Bonding
    Lim, Ji-hyuk
    Ham, Suk-jin
    Jeong, Byung-gil
    32ND IEEE/CPMT INTERNATIONAL ELECTRONIC MANUFACTURING TECHNOLOGY SYMPOSIUM, 2007, : 186 - 190
  • [28] Fabrication and characterization of a wafer-level MEMS vacuum package with vertical feedthroughs
    Chae, Junseok
    Giachino, Joseph M.
    Najafi, Khalil
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2008, 17 (01) : 193 - 200
  • [29] Cu/Sn SLID Wafer-level Bonding Optimization
    Thi-Thuy Luu
    Duan, Ani
    Wang, Kaiying
    Aasmundtveit, Knut
    Hoivik, Nils
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1531 - 1537
  • [30] Glass frit bonding: an universal technology for wafer level encapsulation and packaging
    Roy Knechtel
    Microsystem Technologies, 2005, 12 : 63 - 68