Experimental Evaluation of Dynamic Power Supply Noise and Logical Failures in Microprocessor Operations

被引：1

作者：

Fukazawa, Mitsuya ^{[1
]}

Kurimoto, Masanori ^{[2
]}

Akiyama, Rei ^{[3
]}

Takata, Hidehiro ^{[2
]}

Nagata, Makoto ^{[1
,4
]}

机构：

[1] Kobe Univ, Grad Sch Engn, Dept Comp Sci & Syst Engn, Kobe, Hyogo 6578501, Japan

[2] Renesas Technol Corp, Itami, Hyogo 6640005, Japan

[3] Renesas Design Corp, Itami, Hyogo 6640005, Japan

[4] CREST, Tokyo 1020075, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2009年 / E92C卷 / 04期

关键词：

power supply voltage noise built-in probing circuit; failure susceptibility; dynamic frequency; scaling;

D O I：

10.1587/transele.E92.C.475

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Logical operations in CMOS digital integration are highly prone to fail as the amount of power supply (PS) drop approaches to failure threshold. PS voltage variation is characterized by built-in noise monitors in a 32-bit microprocessor of 90-nm CMOS technology, and related with operation failures by instruction-level programming for logical failure analysis. Combination of voltage drop size and activated logic path determines failure sensitivity and class of failures. Experimental observation as well as simplified simulation is applied for the detailed understanding of the impact of PS noise on logical operations of digital integrated circuits.

引用

页码：475 / 482

页数：8

共 50 条

[21] Dynamic power-supply and well noise measurements and analysis for low power body biased circuits
Shimazaki, K
Nagata, M
Okumoto, T
Hirano, S
Tsujikawa, H
IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 589 - 596
[22] The Effect of Dynamic Power Management on Mid-Frequency and Low-Frequency Power Supply Noise
Chen, Howard
Nair, Indira
Mashak, Benjamin
JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (01) : 173 - 180
[23] Power Supply Noise Aware Evaluation Framework for Side Channel Attacks and Countermeasures
Yang, Jianlei
Wang, Chenguang
Cai, Yici
Zhou, Qiang
PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 161 - 166
[24] Scalable Dynamic Technique for Accurately Predicting Power-Supply Noise and Path Delay
Rao, Sushmita Kadiyala
Robucci, Ryan
Patel, Chintan
2013 IEEE 31ST VLSI TEST SYMPOSIUM (VTS), 2013,
[25] Measurement-based analysis of delay variation induced by dynamic power supply noise
Fukazawa, Mitsuya
Nagata, Makoto
IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1559 - 1566
[26] Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise
Enami, Takashi
Ninomiya, Shinyu
Hashimoto, Masanori
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (04) : 541 - 553
[27] Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise
Enami, Takashi
Ninomiya, Shinyu
Hashimoto, Masanori
ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2008, : 160 - 167
[28] Statistical timing analysis considering spatially and temporally correlated dynamic power supply noise
Enami, Takashi
Ninomiya, Shinyu
Hashimoto, Masanori
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28 (01) : 541 - 553
[29] EXPERIMENTAL RESEARCH OF AN INDUCTIVE DYNAMIC DRIVE FOR DIFFERENT COIL POWER SUPPLY SYSTEMS
Jankowski, Piotr
Dudojc, Boleslaw
Mindykowski, Janusz
Pilat, Andrzej
XIX IMEKO WORLD CONGRESS: FUNDAMENTAL AND APPLIED METROLOGY, PROCEEDINGS, 2009, : 2298 - 2302
[30] Experimental Evaluation of Nonlinear Noise Power Modeling for Optical Network Design
Sugitani, Kiichi
Kishida, Tatsuro
Shiota, Kazunari
Adachi, Hiroshi
Nakashima, Hisao
Oyama, Tomofumi
Irie, Hiroyuki
Akiyama, Yuichi
Hoshida, Takeshi
2017 OPTO-ELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC) AND PHOTONICS GLOBAL CONFERENCE (PGC), 2017,

← 1 2 3 4 5 →