共 50 条
- [41] Hardware Architecture for Lowering the Error Floor of LTE Turbo Codes PROCEEDINGS OF THE 2016 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL & IMAGE PROCESSING, 2016, : 107 - 112
- [42] A Novel Architecture of Modified Turbo Codes with an area efficient high speed interleaver CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (14):
- [47] Design of an interleaver with criteria to improve the performance of turbo codes in short block lengths Wireless Networks, 2022, 28 : 1429 - 1438
- [49] Interleaver Design for Turbo Codes Based on Complete Knowledge of Low-Weight Codewords of RSC Codes 2023 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE, WCNC, 2023,
- [50] Design and Implementation of a Configurable Interleaver/Deinterleaver for Turbo Codes in 3GPP Standard 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 320 - 325