Improved Monitoring-Path Selection Algorithm for Suspicious Timing Error Prediction based Timing Speculation

被引：0

作者：

Yoshida, Shinnosuke ^{[1
]}

Shi, Youhua ^{[1
]}

Yanagisawa, Masao ^{[1
]}

Togawa, Nozomu ^{[1
]}

机构：

[1] Waseda Univ, Dept Comp Sci & Commun Engn, Tokyo, Japan

来源：

PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2015年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

As process technology is scaling down, timing speculation techniques such as Razor and STEP are emerged as alternative solutions to reduce required margins due to various variation effects. Unlike Razor, STEP is a prediction-based timing speculation method to predict suspicious timing errors before they really appear, and thus it can result in more performance improvement. Therefore, an improved monitoring-path selection algorithm for STEP-based timing speculation is proposed in this paper, in which candidate monitoring-paths are selected based on short path removement and path length estimation. Experimental results show that the proposed algorithm realizes an average of 1.71X overclocking compared with worst-case based designs.

引用

页数：4

共 50 条

[1] An Area-Overhead-Oriented Monitoring-Path Selection Algorithm for Suspicious Timing Error Prediction
Yoshida, Shinnosuke
Shi, Youhua
Yanagisawa, Masao
Togawa, Nozomu
2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 300 - 303
[2] Throughput Driven Check Point Selection in Suspicious Timing Error Prediction based Designs
Igarashi, Hiroaki
Shi, Youhua
Yanagisawa, Masao
Togawa, Nozomu
2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
[3] Suspicious Timing Error Prediction with In-Cycle Clock Gating
Shi, Youhua
Igarashi, Hiroaki
Togawa, Nozomu
Yanagisawa, Masao
PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 335 - 340
[4] An Effective Suspicious Timing-Error Prediction Circuit Insertion Algorithm Minimizing Area Overhead
Yoshida, Shinnosuke
Shi, Youhua
Yanagisawa, Masao
Togawa, Nozomu
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (07) : 1406 - 1418
[5] An Improved Square Timing Error Detection Algorithm
Guo, Pengfei
Liu, Celun
Li, Mucheng
Liang, Bizheng
Li, Jianguo
COMMUNICATIONS, SIGNAL PROCESSING, AND SYSTEMS, CSPS 2018, VOL II: SIGNAL PROCESSING, 2020, 516 : 440 - 448
[6] Path selection for monitoring unexpected systematic timing effects
Callegari, Nicholas
Bastani, Pouria
Wang, Li-C.
Chakravarty, Sreejit
Tetelbaum, Alexander
PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 781 - +
[7] Concurrent Path Selection Algorithm in Statistical Timing Analysis
Chung, Jaeyong
Abraham, Jacob A.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (09) : 1715 - 1726
[8] Timing Speculation With Optimal In Situ Monitoring Placement and Within-Cycle Error Prevention
Balef, Hadi Ahmadi
Fatemi, Hamed
Goossens, Kees
de Gyvez, Jose Pineda
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (05) : 1206 - 1217
[9] Robust AES Circuit Design for Delay Variation using Suspicious Timing Error Prediction
Yahagi, Yuki
Yanagisawa, Masao
Togawa, Nozomu
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 101 - 102
[10] On statistical correlation based path selection for timing validation
Yang, K
Wang, LC
Cheng, KT
Kundu, S
2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 8 - 11

← 1 2 3 4 5 →