共 50 条
- [1] Verification of transaction-level SystemC models using RTL testbenches [J]. FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2003, : 199 - 203
- [2] Static analysis of transaction-level models [J]. 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 448 - 453
- [4] Communication Protocol Analysis of Transaction-Level Models using Satisfiability Modulo Theories [J]. 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 606 - 611
- [5] Multicore Simulation of Transaction-Level Models Using the SoC Environment [J]. IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (03): : 20 - 30
- [6] A proposal for transaction-level verification with Component Wrapper Language [J]. DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 82 - 87
- [7] Adaptive interconnect models for transaction-level simulation [J]. Lecture Notes in Electrical Engineering, 2009, 36 LNEE : 149 - 165
- [8] DRIFT IN TRANSACTION-LEVEL ASSET PRICE MODELS [J]. JOURNAL OF TIME SERIES ANALYSIS, 2017, 38 (05) : 769 - 790
- [9] Transaction-level models for AMBA bus architecture using SystemC 2.0 [J]. DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 26 - 31
- [10] LIMIT LAWS IN TRANSACTION-LEVEL ASSET PRICE MODELS [J]. ECONOMETRIC THEORY, 2014, 30 (03) : 536 - 579