Verification strategy determination using dependence analysis of transaction-level models

被引:1
|
作者
Regimbal, S [1 ]
Savaria, Y [1 ]
Bois, G [1 ]
机构
[1] Ecole Polytech, Dept Elect Engn, Montreal, PQ H3C 3A7, Canada
关键词
D O I
10.1109/IWSOC.2004.1319856
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
It is well known that functional verification is a real bottleneck in any digital design development. A robust verification strategy should specify which testbenches are required to verify a system. With a modular system, the determination of which testbenches are required to confirm successful integration of each module is generally done in an ad-hoc fashion. In this paper, we propose a systematic approach supported by a tool to determine effective module combinations that should be verified when integrating a modular system. A goal of verification being to detect errors, it is valuable to create the most favorable situation to detect them. Our proposed approach is based on a static dependence analysis of a transaction-level model and the evaluation of module combinations using a verifiability metric. Using our methodology, we are able to provide quantitative results in order to help verification engineers determine which module combinations are the most appropriate for integration.
引用
收藏
页码:87 / 92
页数:6
相关论文
共 50 条
  • [1] Verification of transaction-level SystemC models using RTL testbenches
    Jindal, R
    Jain, K
    [J]. FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2003, : 199 - 203
  • [2] Static analysis of transaction-level models
    Agosta, G
    Bruschi, F
    Sciuto, D
    [J]. 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 448 - 453
  • [3] Static analysis of transaction-level communication models
    Agosta, Giovanni
    Bruschi, Francesco
    Sciuto, Donatella
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (08) : 1412 - 1424
  • [4] Communication Protocol Analysis of Transaction-Level Models using Satisfiability Modulo Theories
    Chang, Che-Wei
    Doemer, Rainer
    [J]. 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 606 - 611
  • [5] Multicore Simulation of Transaction-Level Models Using the SoC Environment
    Chen, Weiwei
    Han, Xu
    Doemer, Rainer
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (03): : 20 - 30
  • [6] A proposal for transaction-level verification with Component Wrapper Language
    Ara, K
    Suzuki, K
    [J]. DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 82 - 87
  • [7] Adaptive interconnect models for transaction-level simulation
    Salimi Khaligh, Rauf
    Radetzki, Martin
    [J]. Lecture Notes in Electrical Engineering, 2009, 36 LNEE : 149 - 165
  • [8] DRIFT IN TRANSACTION-LEVEL ASSET PRICE MODELS
    Cao, Wen
    Hurvich, Clifford
    Soulier, Philippe
    [J]. JOURNAL OF TIME SERIES ANALYSIS, 2017, 38 (05) : 769 - 790
  • [9] Transaction-level models for AMBA bus architecture using SystemC 2.0
    Caldari, M
    Conti, M
    Coppola, M
    Curaba, S
    Pieralisi, L
    Turchetti, C
    [J]. DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 26 - 31
  • [10] LIMIT LAWS IN TRANSACTION-LEVEL ASSET PRICE MODELS
    Aue, Alexander
    Horvath, Lajos
    Hurvich, Clifford
    Soulier, Philippe
    [J]. ECONOMETRIC THEORY, 2014, 30 (03) : 536 - 579