共 50 条
- [1] Verification of transaction-level SystemC models using RTL testbenches FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2003, : 199 - 203
- [2] Static analysis of transaction-level models 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 448 - 453
- [4] Communication Protocol Analysis of Transaction-Level Models using Satisfiability Modulo Theories 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 606 - 611
- [5] Multicore Simulation of Transaction-Level Models Using the SoC Environment IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (03): : 20 - 30
- [6] A proposal for transaction-level verification with Component Wrapper Language DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 82 - 87
- [7] Adaptive interconnect models for transaction-level simulation Lecture Notes in Electrical Engineering, 2009, 36 LNEE : 149 - 165
- [9] Deductive Formal Verification of Synthesizable, Transaction-level Hardware Designs Using Coq 2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,