SCA-Resistant GCM Implementation on 8-Bit AVR Microcontrollers

被引:7
|
作者
Seo, Seog Chung [1 ]
Kim, Heeseok [2 ]
机构
[1] Kookmin Univ, Dept Informat Secur Cryptol & Math, Seoul 02707, South Korea
[2] Korea Univ, Dept Cyber Secur, Sejong 30019, South Korea
来源
IEEE ACCESS | 2019年 / 7卷
基金
新加坡国家研究基金会;
关键词
Secure binary field multiplication; Galois/counter mode (GCM) mode; masking; side channel analysis (SCA); authenticated encryption (AE); simple power analysis (SPA); timing analysis (TA); differential power analysis (DPA); correlation power analysis (CPA); EFFICIENT IMPLEMENTATION; CRYPTOGRAPHY;
D O I
10.1109/ACCESS.2019.2930986
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Galois/counter mode (GCM) is one of the most widely used authenticated encryptions. To date, even though some works have investigated the security against side channel analysis (SCA) in the process of GCM computation, especially GHASH function, they failed to present comprehensive SCA security in consideration of both SPA/TA and DPA/CPA aspects simultaneously. In this paper, we present a secure GCM implementation on 8-bit AVR microcontroller environments. The proposed implementation provides comprehensive SCA security in consideration of not only SPA/TA but also DPA/CPA. In order to defeat SPA/TA, we introduce the concepts of dummy XOR with garbage registers and instruction level atomicity (ILA) and also present secure binary field (BF) multiplication method using them, which runs in a constant-time and fixed pattern. We also propose an efficient multiplicative masking method which can prevent DPA/CPA when computing GHASH function in the GCM process. Through actual implementation of the proposed method on an 8-bit AVR ATmega128 microcontroller, we show that the proposed method outperforms existing alternatives while providing comprehensive SCA security. With respect to the performance of secure binary field multiplication, the proposed multiplication method outperforms the related work by around 51.86% when computing a 128-bit binary field multiplication. Regarding the overhead of the multiplicative masking method, the proposed method requires only one additional BF multiplication and negligible amount of field additions regardless of the number of input blocks, while the related work consumes around the {log(m + n + 1) + 2} number of additional BF multiplications when there are (m + n + 1) input blocks. Through SCA-related experiments, we prove the SCA security of the proposed methods.
引用
收藏
页码:103961 / 103978
页数:18
相关论文
共 50 条
  • [31] 8-bit microcontrollers are smarter, safer and stronger than ever before
    Satchell, Ross
    Electronics World, 2022, 127 (2022): : 6 - 7
  • [32] Efficient Implementation of AES and CTR_DRBG on 8-Bit AVR-Based Sensor Nodes
    Kim, Youngbeom
    Seo, Seog Chung
    IEEE ACCESS, 2021, 9 : 30496 - 30510
  • [33] Fast Implementation of NIST P-256 Elliptic Curve Cryptography on 8-Bit AVR Processor
    Park, Dong-won
    Chang, Nam Su
    Lee, Sangyub
    Hong, Seokhie
    APPLIED SCIENCES-BASEL, 2020, 10 (24): : 1 - 16
  • [34] Design of an anonymous lightweight communication protocol for smart grid and its implementation on 8-bit AVR and 32-bit ARM
    Abbasinezhad-Mood, Dariush
    Ostad-Sharif, Arezou
    Nikooghadam, Morteza
    International Journal of Network Security, 2019, 21 (04) : 607 - 617
  • [35] FPGA implementation of an 8-bit simple processor
    Ayeh, E.
    Agbedanu, K.
    Morita, Y.
    Adamo, O.
    Guturu, P.
    2008 IEEE REGION 5 CONFERENCE, 2008, : 158 - 162
  • [36] Efficient Ring-LWE Encryption on 8-Bit AVR Processors
    Liu, Zhe
    Seo, Hwajeong
    Roy, Sujoy Sinha
    Grossschadl, Johann
    Kim, Howon
    Verbauwhede, Ingrid
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2015, 2015, 9293 : 663 - 682
  • [37] Microcontrollers - Internet networking capabilities for 8-bit flash RX+ family
    不详
    EDN, 1999, 44 (04) : 29 - 29
  • [38] Optimization of MLP Neural Networks in 8-bit Microcontrollers using Program Memory
    Guimaraes, Caio J. B., V
    Torquato, Matheus E.
    Fernandes, Macelo A. C.
    2021 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2021,
  • [39] Automated Radiation Test Setup for Functional and Parametrical Control of 8-Bit Microcontrollers
    Loskutov, I. O.
    Karakozov, A. B.
    Nekrasov, P. V.
    Nikiforov, A. Yu.
    2015 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2015,
  • [40] Efficient Implementation of SHA-3 Hash Function on 8-Bit AVR-Based Sensor Nodes
    Kim, YoungBeom
    Choi, Hojin
    Seo, Seog Chung
    INFORMATION SECURITY AND CRYPTOLOGY, ICISC 2020, 2021, 12593 : 140 - 154