Adaptive Cache Bypassing for Inclusive Last Level Caches

被引:26
|
作者
Gupta, Saurabh [1 ]
Gao, Hongliang [2 ]
Zhou, Huiyang [1 ]
机构
[1] North Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA
[2] Intel Corp, Hillsboro, OR USA
关键词
Last level cache; cache bypassing; cache replacement policy; inclusion property; REPLACEMENT; ALGORITHMS;
D O I
10.1109/IPDPS.2013.16
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Cache hierarchy designs, including bypassing, replacement, and the inclusion property, have significant performance impact. Recent works on high performance caches have shown that cache bypassing is an effective technique to enhance the last level cache (LLC) performance. However, commonly used inclusive cache hierarchy cannot benefit from this technique because bypassing inherently breaks the inclusion property. This paper presents a solution to enabling cache bypassing for inclusive caches. We introduce a bypass buffer to an LLC. Bypassed cache lines skip the LLC while their tags are stored in this bypass buffer. When a tag is evicted from the bypass buffer, it invalidates the corresponding cache lines in upper level caches to ensure the inclusion property. Our key insight is that the lifetime of a bypassed line, assuming a well-designed bypassing algorithm, should be short in upper level caches and is most likely dead when its tag is evicted from the bypass buffer. Therefore, a small bypass buffer is sufficient to maintain the inclusion property and to reap most performance benefits of bypassing. Furthermore, the bypass buffer facilitates bypassing algorithms by providing the usage information of bypassed lines. We show that a top performing cache bypassing algorithm, which is originally designed for non-inclusive caches, performs comparably for inclusive caches equipped with our bypass buffer. The usage information collected from the bypass buffer also significantly reduces the cost of hardware implementation compared to the original design.
引用
收藏
页码:1243 / 1253
页数:11
相关论文
共 50 条
  • [11] Combining Recency of Information with Selective Random and a Victim Cache in Last-Level Caches
    Valero, Alejandro
    Sahuquillo, Julio
    Petit, Salvador
    Lopez, Pedro
    Duato, Jose
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2012, 9 (03)
  • [12] Enhancing last-level cache performance by block bypassing and early miss determination
    Dybdahl, Haakon
    Stenstrom, Per
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2006, 4186 : 52 - 66
  • [13] A new cache replacement algorithm for last-level caches by exploiting tag-distance correlation of cache lines
    Do, Cong Thuan
    Choi, Hong-Jun
    Kim, Jong Myon
    Kim, Cheol Hong
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (4-5) : 286 - 295
  • [14] SBAC: A Statistics based Cache Bypassing Method for Asymmetric-access Caches
    Zhang, Chao
    Sun, Guangyu
    Li, Peng
    Wang, Tao
    Niu, Dimin
    Chen, Yiran
    PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 345 - 350
  • [15] Dynamic and discrete cache insertion policies for managing shared last level caches in large multicores
    Sridharan, Aswinkumar
    Seznec, Andre
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2017, 106 : 215 - 226
  • [16] Cache-Poll: Containing Pollution in Non-Inclusive Caches Through Cache Partitioning
    Pons, Lucia
    Sahuquillo, Julio
    Petit, Salvador
    Pons, Julio
    51ST INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, ICPP 2022, 2022,
  • [17] Spy Cartel: Parallelizing Evict+Time-Based Cache Attacks on Last-Level Caches
    Himanshi Jain
    D. Anthony Balaraju
    Chester Rebeiro
    Journal of Hardware and Systems Security, 2019, 3 (2) : 147 - 163
  • [18] Adaptive caches: Effective shaping of cache behavior to workloads
    Subramanian, Ranjith
    Smaragdakis, Yannis
    Loh, Gabriel H.
    MICRO-39: PROCEEDINGS OF THE 39TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2006, : 385 - +
  • [19] OAP: An Obstruction-Aware Cache Management Policy for STT-RAM Last-Level Caches
    Wang, Jue
    Dong, Xiangyu
    Xie, Yuan
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 847 - 852
  • [20] REAL: REquest Arbitration in Last Level Caches
    Tiwari, Sakshi
    Tuli, Shreshth
    Ahmad, Isaar
    Agarwal, Ayushi
    Panda, Preeti Ranjan
    Subramoney, Sreenivas
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2020, 18 (06)