Adaptive Cache Bypassing for Inclusive Last Level Caches

被引:26
|
作者
Gupta, Saurabh [1 ]
Gao, Hongliang [2 ]
Zhou, Huiyang [1 ]
机构
[1] North Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA
[2] Intel Corp, Hillsboro, OR USA
关键词
Last level cache; cache bypassing; cache replacement policy; inclusion property; REPLACEMENT; ALGORITHMS;
D O I
10.1109/IPDPS.2013.16
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Cache hierarchy designs, including bypassing, replacement, and the inclusion property, have significant performance impact. Recent works on high performance caches have shown that cache bypassing is an effective technique to enhance the last level cache (LLC) performance. However, commonly used inclusive cache hierarchy cannot benefit from this technique because bypassing inherently breaks the inclusion property. This paper presents a solution to enabling cache bypassing for inclusive caches. We introduce a bypass buffer to an LLC. Bypassed cache lines skip the LLC while their tags are stored in this bypass buffer. When a tag is evicted from the bypass buffer, it invalidates the corresponding cache lines in upper level caches to ensure the inclusion property. Our key insight is that the lifetime of a bypassed line, assuming a well-designed bypassing algorithm, should be short in upper level caches and is most likely dead when its tag is evicted from the bypass buffer. Therefore, a small bypass buffer is sufficient to maintain the inclusion property and to reap most performance benefits of bypassing. Furthermore, the bypass buffer facilitates bypassing algorithms by providing the usage information of bypassed lines. We show that a top performing cache bypassing algorithm, which is originally designed for non-inclusive caches, performs comparably for inclusive caches equipped with our bypass buffer. The usage information collected from the bypass buffer also significantly reduces the cost of hardware implementation compared to the original design.
引用
收藏
页码:1243 / 1253
页数:11
相关论文
共 50 条
  • [1] SCIP: Selective Cache Insertion and Bypassing to Improve the Performance of Last-Level Caches
    Kharbutli, Mazen
    Jarrah, Moath
    Jararweh, Yaser
    2013 IEEE JORDAN CONFERENCE ON APPLIED ELECTRICAL ENGINEERING AND COMPUTING TECHNOLOGIES (AEECT), 2013,
  • [2] Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches
    Gruss, Daniel
    Spreitzer, Raphael
    Mangard, Stefan
    PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, 2015, : 897 - 912
  • [3] Zero Inclusion Victim: Isolating Core Caches from Inclusive Last-level Cache Evictions
    Chaudhuri, Mainak
    2021 ACM/IEEE 48TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2021), 2021, : 71 - 84
  • [4] Exploiting Reuse Locality on Inclusive Shared Last-Level Caches
    Albericio, Jorge
    Ibanez, Pablo
    Vinals, Victor
    Maria Llaberia, Jose
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2013, 9 (04)
  • [5] An Application-Aware Cache Replacement Policy for Last-Level Caches
    Warrier, Tripti S.
    Anupama, B.
    Mutyam, Madhu
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2013, 2013, 7767 : 207 - 219
  • [6] Cache-Related Preemption Delay Analysis for Multi-Level Inclusive Caches
    Zhang, Zhenkai
    Koutsoukos, Xenofon
    2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), 2016,
  • [7] Perceptron-based Cache Bypassing for Way-Adaptable Caches
    Sato, Masayuki
    Chen, Yongcheng
    Kikuchi, Haruya
    Komatsu, Kazuhiko
    Kobayashi, Hiroaki
    2019 IEEE SYMPOSIUM IN LOW-POWER AND HIGH-SPEED CHIPS (COOL CHIPS 22), 2019,
  • [8] Adaptive and Transparent Cache Bypassing for GPUs
    Li, Ang
    van den Braak, Gert-Jan
    Kumar, Akash
    Corporaal, Henk
    PROCEEDINGS OF SC15: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2015,
  • [9] Cocoa: Synergistic Cache Compression and Error Correction in Capacity Sensitive Last Level Caches
    Yan, Chao
    Joseph, Russ
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (MEMSYS 2018), 2018, : 117 - 128
  • [10] Towards a Better Cache Utilization by Selective Data Storage for CMP Last Level Caches
    Das, Shirshendu
    Kapoor, Hemangee K.
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 92 - 97