Flash Memory Featuring LowVoltage Operation by Crystalline ZrTiO4 Charge-Trapping Layer

被引:16
|
作者
Shen, Yung-Shao [1 ]
Chen, Kuen-Yi [1 ]
Chen, Po-Chun [1 ]
Chen, Teng-Chuan [1 ]
Wu, Yung-Hsien [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu 30013, Taiwan
来源
SCIENTIFIC REPORTS | 2017年 / 7卷
关键词
NONVOLATILE MEMORY; FLUORINE; DIFFUSION; NITROGEN; BATIO3; OXIDE; ZRO2;
D O I
10.1038/srep43659
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
Crystalline ZrTiO4 (ZTO) in orthorhombic phase with different plasma treatments was explored as the charge-trapping layer for low-voltage operation flash memory. For ZTO without any plasma treatment, even with a high k value of 45.2, it almost cannot store charges due the oxygen vacancies-induced shallow-level traps that make charges easy to tunnel back to Si substrate. With CF4 plasma treatment, charge storage is still not improved even though incorporated F atoms could introduce additional traps since the F atoms disappear during the subsequent thermal annealing. On the contrary, nevertheless the k value degrades to 40.8, N2O plasma-treated ZTO shows promising performance in terms of 5-V hysteresis memory window by +/- 7-V sweeping voltage, 2.8-V flatband voltage shift by programming at +7V for 100 mu s, negligible memory window degradation with 10(5) program/erase cycles and 81.8% charge retention after 104 sec at 125 degrees C. These desirable characteristics are ascribed not only to passivation of oxygen vacancies-related shallow-level traps but to introduction of a large amount of deep-level bulk charge traps which have been proven by confirming thermally excited process as the charge loss mechanism and identifying traps located at energy level beneath ZTO conduction band by 0.84 eV similar to 1.03 eV.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] Nitrided Tetragonal ZrO2 as the Charge-Trapping Layer for Nonvolatile Memory Application
    Wu, Yung-Hsien
    Chen, Lun-Lun
    Lin, Yuan-Sheng
    Li, Ming-Yen
    Wu, Hsiao-Che
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (12) : 1290 - 1292
  • [42] LaTiON/LaON as band-engineered charge-trapping layer for nonvolatile memory applications
    Huang, X. D.
    Lai, P. T.
    Sin, Johnny K. O.
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2012, 108 (01): : 229 - 234
  • [43] Highly scaled charge-trapping layer of ZrON nonvolatile memory device with good retention
    Tsai, C. Y.
    Lee, T. H.
    Cheng, C. H.
    Chin, Albert
    Wang, Hong
    APPLIED PHYSICS LETTERS, 2010, 97 (21)
  • [44] Reading Operation and Cell Scalability of Nonvolatile Schottky barrier Multibit Charge-Trapping Memory Cells
    Shih, Chun-Hsing
    Liang, Ji-Ting
    Luo, Yan-Xiang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (06) : 1599 - 1606
  • [45] Lateral charge migration induced abnormal read disturb in 3D charge-trapping NAND flash memory
    Wang, Fei
    Cao, Rui
    Kong, Yachen
    Ma, Xiaolei
    Zhan, Xuepeng
    Li, Yuan
    Chen, Jiezhi
    APPLIED PHYSICS EXPRESS, 2020, 13 (05)
  • [46] Discrete charge states in nanowire flash memory with multiple Ta2O5 charge-trapping stacks
    Zhu, Hao
    Bonevich, John E.
    Li, Haitao
    Richter, Curt A.
    Yuan, Hui
    Kirillov, Oleg
    Li, Qiliang
    APPLIED PHYSICS LETTERS, 2014, 104 (23)
  • [47] Impacts of Operation Intervals on Program Disturb in 3D Charge-trapping Triple-level-cell (TLC) NAND Flash Memory
    Fang, Xiaotong
    Kong, Yachen
    Guo, Yifan
    Jia, Menghua
    Zhan, Xuepeng
    Li, Yuan
    Chen, Jiezhi
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
  • [48] Traps spectroscopy of the Si3Ni4 layer using localized charge-trapping nonvolatile memory device
    Lusky, E
    Shacham-Diamand, Y
    Shappir, A
    Bloom, I
    Eitan, B
    APPLIED PHYSICS LETTERS, 2004, 85 (04) : 669 - 671
  • [49] Y-Doped BaTiO3 as a Charge-Trapping Layer for Nonvolatile Memory Applications
    Shi, R. P.
    Huang, X. D.
    Sin, Johnny K. O.
    Lai, P. T.
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (12) : 1555 - 1558
  • [50] Charge-trapping memory based on tri-layer alumina gate stack and InGaZnO channel
    Ma, Pengfei
    Gao, Jiacheng
    Guo, Wenhao
    Zhang, Guanqun
    Wang, Yiming
    Xin, Qian
    Li, Yuxiang
    Song, Aimin
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (05)