A simplified transmission-line based crosstalk noise model for on-chip RLC wiring

被引：12

作者：

Agarwal, K ^{[1
]}

Sylvester, D ^{[1
]}

Blaauw, D ^{[1
]}

机构：

[1] Univ Michigan, Ann Arbor, MI 48109 USA

来源：

ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE | 2004年

关键词：

D O I：

10.1109/ASPDAC.2004.1337715

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we present a new RLC crosstalk noise model that combines simplicity, accuracy, and generality. The new model is based on transmission line theory and is applicable to asymmetric driver and line configurations. The results show that the model captures both the waveform shape and peak noise accurately (average error in peak noise was 6.5%). A key feature of the new model is that its derivation and form enables physical insight into the dependency of total coupling noise on relevant physical design parameters. The model is applied to investigate the impact of various physical design optimizations (e.g., wire sizing and spacing, shield insertion) on total RLC coupled noise. Results indicate that common (capacitive) noise avoidance techniques can behave quite differently when both capacitive and inductive coupling are considered together.

引用

页码：859 / 865

页数：7

共 50 条

[31] TRANSMISSION-LINE DISCRIMINATORS FOR FM NOISE MEASUREMENTS
ASHLEY, JR
BARLEY, TA
RAST, GJ
PROCEEDINGS OF THE IEEE, 1977, 65 (04) : 578 - 580
[32] ESTIMATION OF INDUCED NOISE IN A MULTIWIRE TRANSMISSION-LINE
MATSUSHI.S
ELECTRONICS & COMMUNICATIONS IN JAPAN, 1972, 54 (03): : 114 - &
[33] LOW-NOISE TRANSMISSION-LINE OSCILLATORS
EVERARD, JKA
CHENG, KKM
SECOND INTERNATIONAL CONFERENCE ON FREQUENCY CONTROL AND SYNTHESIS, 1989, : 58 - 61
[34] A transmission-line based technique for de-embedding noise parameters
Yau, Kenneth H. K.
Mangan, Alain M.
Chevalier, Pascal
Schvan, Peter
Voinigescu, Sorin P.
2007 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, PROCEEDINGS, 2007, : 237 - +
[35] A unified RLC model for high-speed on-chip interconnects
Sim, SP
Krishnan, S
Petranovic, DM
Arora, ND
Lee, KR
Yang, CY
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (06) : 1501 - 1510
[36] Analytical ramp delay model for distributed on-chip RLC interconnects
Coulibaly, LM
Kadim, HJ
2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 457 - 460
[37] Analysis of Magnetic-Film-Type Noise Suppressor Integrated on Transmission Lines for On-Chip Crosstalk Evaluation
Ma, Jingyan
Muroga, Sho
Endo, Yasushi
Hashi, Shuichiro
Yokoyama, Hiroo
Hayashi, Yoshiaki
Ishiyama, Kazushi
IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (06)
[38] Methodology to simulate delta-I noise interaction with interconnect noise for wide, on-chip data-buses using lossy transmission-line power-blocks
Deutsch, A
Smith, HH
Rubin, BJ
Krauter, BL
Kopcsay, GV
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 295 - 298
[39] SIMPLIFIED COMPUTATIONAL TREATMENT OF RECOMBINATION CENTERS IN TRANSMISSION-LINE EQUIVALENT CIRCUIT MODEL OF A SEMICONDUCTOR
GREEN, MA
TEMPLE, VAK
SHEWCHUN, J
SOLID-STATE ELECTRONICS, 1972, 15 (09) : 1027 - +
[40] On-chip transmission line interconnect for SiCMOS LSI
Masu, K
Okada, K
Ito, H
2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 353 - +

← 1 2 3 4 5 →