共 50 条
- [1] A fringing and coupling interconnect line capacitance model for VLSI on-chip wiring delay and crosstalk ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 233 - 236
- [2] Effect of noise on timing or data-pattern dependent delay variation when transmission-line effects are taken into account for on-chip wiring 2007 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, 2007, : 7 - +
- [4] When are transmission-line effects important for on-chip interconnections 47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 704 - 712
- [5] When are transmission-line effects important for on-chip interconnections? IEEE Trans Microwave Theory Tech, 10 pt 2 (1836-1846):
- [6] SIMPLIFIED MODEL OF CORONA AND AN EQUIVALENT CIRCUIT FOR NOISE SOURCES ON TRANSMISSION-LINE CONDUCTORS ELECTRICAL TECHNOLOGY, 1975, (02): : 113 - 132
- [7] A new analytical delay and noise model for on-chip RLC interconnect INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 823 - 826
- [8] Study of crosstalk on the transmission-line ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 4, 2005, : 112 - 115
- [9] Q-Factor Behavior Study of On-Chip Inductors Using Transmission-Line Model 2007 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2007, : 1911 - 1914