Motion estimation architecture for MPEG-4

被引:0
|
作者
Chandrasekhar, L [1 ]
Panchanathan, S [1 ]
机构
[1] Arizona State Univ, Dept Elect Engn, Visual Comp & Commun Lab, Tempe, AZ 85287 USA
关键词
MPEG-4; motion estimation; padding; hardware implementation;
D O I
10.1117/12.365901
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Visual Computing and Communications is becoming increasingly important with the advent of broadband networks and compression standards. The International Standards Organization (ISO) is currently finalizing the MPEG-4 standard, which emphasizes object based coding and content manipulation in video sequences. There are essentially two kinds of redundancies in a video sequence, namely spatial and temporal. The concept of video object planes (VOPs) has been introduced in MPEG-4, which allows for manipulation and coding of the various video objects. The temporal correlation in the VOPs is exploited by employing motion estimation/compensation process similar to the MPEG-1 and MPEG-2 standards. However, there are some enhancements to that of the MPEG-4 motion estimation procedure particularly in terms of the padding. Motion estimation process is applied to block sizes for both 8x8 and 16x16 pixels for the luminance component. In this paper, we propose design of flexible architectures for implementing scalable motion estimation and padding. The proposed architecture is modular and has a regular data now and therefore can be implemented in VLSI.
引用
收藏
页码:14 / 25
页数:12
相关论文
共 50 条
  • [31] An architecture for MPEG-4 binary shape decoder
    Thinakaran, J
    Ho, DJ
    Ling, N
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 457 - 460
  • [32] Fast MPEG-4 Motion Estimation: Processor Based and Flexible VLSI Implementations
    Peter M. Kuhn
    Journal of VLSI signal processing systems for signal, image and video technology, 1999, 23 : 67 - 92
  • [33] VLSI architecture of a MPEG-4 visual renderer
    Nguyen-Phuc, QL
    Sorolla, CM
    SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2001, : 309 - 320
  • [34] A scalable architecture for MPEG-4 wavelet quantization
    Vanhoof, B
    Peón, M
    Lafruit, G
    Bormans, J
    Nachtergaele, L
    Bolsens, I
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 23 (01): : 93 - 107
  • [35] A Scalable Architecture for MPEG-4 Wavelet Quantization
    Bart Vanhoof
    Mercedes Peón
    Gauthier Lafruit
    Jan Bormans
    Lode Nachtergaele
    Ivo Bolsens
    Journal of VLSI signal processing systems for signal, image and video technology, 1999, 23 : 93 - 107
  • [36] Reducing the complexity of MPEG-4 global motion estimation using pixel subsampling
    Alzoubi, H.
    Pan, W. D.
    ELECTRONICS LETTERS, 2008, 44 (01) : 20 - 21
  • [37] VLSI implementation of full pixel motion estimation processor for MPEG-4 AS profile
    He, WF
    Mao, ZG
    Gao, ZQ
    Ye, YZ
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1633 - 1636
  • [38] Efficient motion estimation algorithm for MPEG-4 to H.264 transcoder
    Kim, SE
    Han, JK
    Kim, JG
    2005 International Conference on Image Processing (ICIP), Vols 1-5, 2005, : 2953 - 2956
  • [39] VLSI architecture design for variable-size block motion estimation in MPEG-4 AVC/H.264
    Wei, C
    Yan, Z
    Gang, MZ
    Qiang, LZ
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 617 - 620
  • [40] Analysis and Implementation of MPEG-4 Motion Codec
    Liu, Yunpeng
    Wang, Renfang
    Li, Jin
    MATERIALS, MECHANICAL ENGINEERING AND MANUFACTURE, PTS 1-3, 2013, 268-270 : 1667 - 1670