Special-section on system-level interconnect prediction (slip)

被引：0
|
作者：
Davis, JA [1 ]
机构：
[1] Georgia Inst Technol, Atlanta, GA 30332 USA
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2004年 / 12卷 / 04期
关键词：
D O I：
10.1109/TVLSI.2004.825816
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
下载
收藏
页码：337 / 338
页数：2
相关论文
共 50 条
  • [11] Implementing an efficient system-level interconnect fabric
    不详
    ELECTRONICS WORLD, 2007, 113 (1855): : 18 - 22
  • [12] Research on Forming and Mechanical Properties Prediction Method of Special-section Composite Component
    Huang H.
    Shan Z.
    Zhang L.
    Sun Z.
    Guo Z.
    Liu J.
    Jin P.
    Jixie Gongcheng Xuebao/Journal of Mechanical Engineering, 2024, 60 (02): : 107 - 118
  • [13] Interconnect-based system-level energy and power prediction to guide architecture exploration
    Wadekar, SA
    Parker, AC
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (04) : 373 - 380
  • [14] Guest Editors' Introduction: Special Section on System-Level Design of Reliable Architectures
    Bolchini, Cristiana
    Sciuto, Donatella
    IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (05) : 577 - 578
  • [15] Accurate Predictive Interconnect Modeling for System-Level Design
    Carloni, Luca P.
    Kahng, Andrew B.
    Muddu, Swamy V.
    Pinto, Alessandro
    Samadi, Kambiz
    Sharma, Puneet
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (04) : 679 - 684
  • [16] Interconnect modeling for improved system-level design optimization
    Carloni, Luca
    Kahng, Andrew B.
    Muddu, Swamy
    Pinto, Alessandro
    Samadi, Kambiz
    Sharma, Puneet
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 177 - +
  • [17] System-level impact of interconnect line-edge roughness
    Baert, R.
    Ciofi, I.
    Roussel, Ph.
    Mattii, L.
    Debacker, P.
    Toekei, Zs.
    2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 67 - 69
  • [18] System-level interconnect architecture exploration for custom memory organizations
    van Meeuwen, T
    Vandecappelle, A
    van Zelst, A
    Catthoor, F
    Verkest, D
    ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2001, : 13 - 18
  • [19] Efficient System-Level Aging Prediction
    Hatami, Nadereh
    Baranowski, Rafal
    Prinetto, Paolo
    Wunderlich, Hans-Joachim
    2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2012,
  • [20] Guest Editors' Introduction: Special Section on System-Level Design and Validation of Heterogeneous Chip Multiprocessors
    Zilic, Zeljko
    Mishra, Prabhat
    Shukla, Sandeep K.
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (02) : 209 - 210
12345