共 50 条
- [1] Designing Convolutional Codes used in Multi-Binary Turbo Codes PROCEEDINGS OF THE 2010 8TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS (COMM), 2010, : 195 - 198
- [3] Improving the Error-Floor Performance of Binary Half-Product Codes PROCEEDINGS OF 2016 INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY AND ITS APPLICATIONS (ISITA 2016), 2016, : 295 - 299
- [4] Boosting Learning for LDPC Codes to Improve the Error-Floor Performance ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 36 (NEURIPS 2023), 2023,
- [5] Study on inter- and intra-symbol interleaving succession in multi-binary turbo codes 2012 10TH INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND TELECOMMUNICATIONS, 2012, : 187 - 190
- [6] An Error-Floor Reduction Technique for Short-Length LT Codes 2014 INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY AND ITS APPLICATIONS (ISITA), 2014, : 279 - 283
- [7] Low Error-Floor Majority-Logic Decoding Based Algorithm for Non-Binary LDPC Codes 2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2015, : 4072 - 4076
- [8] On error floor and free distance of turbo codes 2001 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-10, CONFERENCE RECORD, 2001, : 45 - 49
- [9] Lowering the Error Floor of double-binary Turbo Codes: the Flip and Check Algorithm 2016 9TH INTERNATIONAL SYMPOSIUM ON TURBO CODES AND ITERATIVE INFORMATION PROCESSING (ISTC), 2016, : 156 - 160
- [10] Reducing the error floor in turbo codes by using non-binary constituent encoders IEEE VEHICULAR TECHNOLOGY CONFERENCE, FALL 2000, VOLS 1-6, PROCEEDINGS: BRINGING GLOBAL MOBILITY TO THE NETWORK AGE, 2000, : 1230 - 1237