Rate Variable, Multi-Binary Turbo Codes with Controlled Error-Floor

被引:7
|
作者
Ferrari, Marco [1 ]
Bellini, Sandro [1 ]
机构
[1] Politecn Milan, Dipartimento Elettron & Informat, CNR, Inst IEIIT, Milan, Italy
关键词
Turbo Codes; non-binary codes; dual codes; variable rate codes; SERIAL CONCATENATION; INTERLEAVERS;
D O I
10.1109/TCOMM.2009.05.050300
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter we propose rate variable turbo codes based on the parallel concatenation of tailbiting Recursive Systematic multi-binary (m-ary) convolutional codes. Rate variability is not achieved by puncturing, which can have adverse effects on the minimum distance of the code. Using a variable number of input lines of the encoder, we obtain several different overall rates ranging from 1/2 to 7/8. The most suitable Soft-In-Soft-Out decoding algorithm for these turbo codes is based on the Dual Reciprocal Code, which is very efficient for high rate codes. A particular interleaver design, namely the "backbone" interleaver, guarantees a high Hamming weight in codewords with information weight 2 and 3, as well as good minimum distances and fairly low multiplicities for higher information weights. Therefore, these codes have very low error floors.
引用
收藏
页码:1209 / 1214
页数:6
相关论文
共 50 条
  • [1] Designing Convolutional Codes used in Multi-Binary Turbo Codes
    Balta, Maria L.
    Nafornita, Miranda M.
    Kovaci, Maria
    Balta, Horia
    PROCEEDINGS OF THE 2010 8TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS (COMM), 2010, : 195 - 198
  • [2] Weight spectrum evaluation for multi-binary tailbiting turbo codes
    Ferrari, M
    Bellini, S
    IEEE COMMUNICATIONS LETTERS, 2005, 9 (07) : 640 - 642
  • [3] Improving the Error-Floor Performance of Binary Half-Product Codes
    Mittelholzer, Thomas
    Parnell, Thomas
    Papandreou, Nikolaos
    Pozidis, Haralampos
    PROCEEDINGS OF 2016 INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY AND ITS APPLICATIONS (ISITA 2016), 2016, : 295 - 299
  • [4] Boosting Learning for LDPC Codes to Improve the Error-Floor Performance
    Kwak, Hee-Youl
    Yun, Dae-Young
    Kim, Yongjune
    Kim, Sang-Hyo
    No, Jong-Seon
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 36 (NEURIPS 2023), 2023,
  • [5] Study on inter- and intra-symbol interleaving succession in multi-binary turbo codes
    Balta, Horia
    Nafornita, Miranda
    Balta, Maria
    2012 10TH INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND TELECOMMUNICATIONS, 2012, : 187 - 190
  • [6] An Error-Floor Reduction Technique for Short-Length LT Codes
    Chang, Li-Jen
    Wang, Chung-Hsuan
    Zao, John K.
    2014 INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY AND ITS APPLICATIONS (ISITA), 2014, : 279 - 283
  • [7] Low Error-Floor Majority-Logic Decoding Based Algorithm for Non-Binary LDPC Codes
    Song, Liyuan
    Zhang, Mu
    Huang, Qin
    Wang, Zulin
    2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2015, : 4072 - 4076
  • [8] On error floor and free distance of turbo codes
    Garello, R
    Chiaraluce, F
    Pierleoni, P
    Scaloni, M
    Benedetto, S
    2001 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-10, CONFERENCE RECORD, 2001, : 45 - 49
  • [9] Lowering the Error Floor of double-binary Turbo Codes: the Flip and Check Algorithm
    Tonnellier, Thibaud
    Leroux, Camille
    Le Gal, Bertrand
    Jego, Christophe
    Gadat, Benjamin
    Van Wambeke, Nicolas
    2016 9TH INTERNATIONAL SYMPOSIUM ON TURBO CODES AND ITERATIVE INFORMATION PROCESSING (ISTC), 2016, : 156 - 160
  • [10] Reducing the error floor in turbo codes by using non-binary constituent encoders
    Garcia-Frias, J
    Cabarcas, F
    IEEE VEHICULAR TECHNOLOGY CONFERENCE, FALL 2000, VOLS 1-6, PROCEEDINGS: BRINGING GLOBAL MOBILITY TO THE NETWORK AGE, 2000, : 1230 - 1237