共 50 条
- [41] Message authentication on 64-bit architectures SELECTED AREAS IN CRYPTOGRAPHY, 2007, 4356 : 327 - 341
- [42] SOI implementation of a 64-bit adder Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 573 - 574
- [48] Study of 64-bit Booth Asynchronous Multiplier based on FPGA 2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 263 - 266