共 50 条
- [1] Engineering within the Assembly, Verification and Integration (AIV) Process in ALMA GROUND-BASED AND AIRBORNE TELESCOPES III, 2010, 7733
- [4] Automating the layout of reconfigurable subsystems via template reduction FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 857 - 861
- [5] Automating the layout of reconfigurable subsystems via template reduction 12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 340 - 341
- [6] Automating the layout of reconfigurable subsystems using circuit generators FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 203 - 212
- [8] Automating verification of loops by parallelization LOGIC FOR PROGRAMMING, ARTIFICIAL INTELLIGENCE, AND REASONING, PROCEEDINGS, 2006, 4246 : 332 - +
- [9] Automating Interactive Protocol Verification KI 2008: ADVANCES IN ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2008, 5243 : 30 - 37