Architecture of a flexible on-board real-time SAR-processor

被引:0
|
作者
Langemeyer, S [1 ]
Simon-Klar, C [1 ]
Nolte, N [1 ]
Pirsch, P [1 ]
机构
[1] Leibniz Univ Hannover, Lab Informationstechnol, D-30167 Hannover, Germany
关键词
D O I
暂无
中图分类号
P [天文学、地球科学];
学科分类号
07 ;
摘要
In compact airborne SAR systems on-board processing requires a programmable and compact Multi-DSP solution. At the Laboratorium fur Informationstechnologie (M), University of Hannover, a flexible Multi-DSP-Board has been developed. The architecture is based on the HiBRID-SoC, a programmable multi-core processor, optimized for SAR processing and image coding algorithms. Equiped with 6 HiBRID-SoOs a 233x175x15 mm board provides a realtime capability of processing SAR images with a raw data-rate of 50 MBit/s. Additional features are ROI support and image coding to reduce the required downlink bandwidth. The small volume and it's power consumption of less than 35 W enables it for on-board usage in air- or spaceborne systems. This paper presents the architecture of the system and explains how the different processing steps are mapped to the proposed hardware.
引用
收藏
页码:1746 / 1749
页数:4
相关论文
共 50 条
  • [1] dAn on-board real-time SAR processor for small platforms
    Simon-Klar, C
    Kirscht, M
    Langemeyer, S
    Nolte, N
    Pirsch, P
    REMOTE SENSING FOR ENVIRONMENTAL MONITORING, GIS APPLICATIONS, AND GEOLOGY IV, 2004, 5574 : 420 - 427
  • [2] The Technology Development of a Spaceborne On-Board SAR-Processor and Storage Demonstrator
    Suess, M
    Schaefer, C
    Zahn, R
    CEOS SAR WORKSHOP, 2000, 450 : 557 - 562
  • [3] Multi-mode Real-Time SAR On-Board Processing
    Que, Russel
    Ponce, Octavio
    Baumgartner, Stefan V.
    Scheiber, Rolf
    11TH EUROPEAN CONFERENCE ON SYNTHETIC APERTURE RADAR (EUSAR 2016), 2016, : 137 - 142
  • [4] A high performance multi-processor architecture for an on-board SAR processor system
    Helfers, T
    Pike, T
    Liebstückel, U
    Wolframm, A
    Bierens, L
    Moreira, A
    DASIA 2000: DATA SYSTEMS IN AEROSPACE, PROCEEDINGS, 2000, 457 : 205 - 210
  • [5] System architecture evaluation of a real-time SAR imaging processor
    Zhang, Weijie
    Tang, Jun
    Xu, Jia
    Peng, Yingning
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2006, 46 (07): : 1227 - 1230
  • [6] Reconfigurable architecture for real-time image compression on-board satellites
    Manthey, Kristian
    Krutz, David
    Juurlink, Ben
    JOURNAL OF APPLIED REMOTE SENSING, 2015, 9
  • [7] An innovative on-board processor for the real-time GPR monitoring of railway substructure conditions
    Caorsi, S.
    Cevini, G.
    Burro, F.
    Sciotti, A.
    Sorge, S.
    2007 4TH INTERNATIONAL WORKSHOP ON ADVANCED GROUND PENETRATING RADAR, 2007, : 264 - +
  • [8] On-board and real-time expert control
    MorizetMahoudeaux, P
    IEEE EXPERT-INTELLIGENT SYSTEMS & THEIR APPLICATIONS, 1996, 11 (04): : 71 - 81
  • [9] Real-time Java for on-board systems
    ETH-Zentrum, Institut für Automatik, Physikstr. 3, 8092 Zürich, Switzerland
    Eur Space Agency Spec Publ ESA SP, 1600, 509 (336-347):
  • [10] REAL-TIME PROCESSOR FOR THE DANISH AIRBORNE SAR
    DALL, J
    JORGENSEN, JH
    CHRISTENSEN, EL
    MADSEN, SN
    IEE PROCEEDINGS-F RADAR AND SIGNAL PROCESSING, 1992, 139 (02) : 115 - 121