A cache for an associative memory

被引:0
|
作者
Miranker, WL
机构
[1] Department of Computer Science, Yale University, New Haven, CT 06520
关键词
D O I
10.1016/0024-3795(95)00606-0
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
We use aggregation techniques to represent an associative memory by a smaller memory, which we call a cache, which approximates it. There is never a cache miss as in the case of RAM, but rather a degradation of the information sought, a soft miss. Three variants are given, and the degradation error is characterized for each. The discrete Fourier transform provides an example. In the appendix, we sketch an approach to refinement of the memory approximation. (C) Elsevier Science Inc., 1997
引用
收藏
页码:181 / 188
页数:8
相关论文
共 50 条
  • [1] A cache for an associative memory
    Miranker, Willard L.
    Elsevier Inc. (251):
  • [2] Cache for an associative memory
    Miranker, Willard L.
    Linear Algebra and Its Applications, 1997, 251
  • [3] MEMORY SYSTEM RELIABILITY IMPROVEMENT THROUGH ASSOCIATIVE CACHE REDUNDANCY
    LUCENTE, MA
    HARRIS, CH
    MUIR, RM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 404 - 409
  • [4] An approach for four way set associative multilevel CMOS cache memory
    Palsodkar, Prasanna
    Deshmukh, Amol
    Bajaj, Preeti
    Keskar, A. G.
    KNOWLEDGE-BASED INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS: KES 2007 - WIRN 2007, PT I, PROCEEDINGS, 2007, 4692 : 740 - +
  • [6] Predictive sequential associative cache
    Calder, B
    Grunwald, D
    Emer, J
    SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, : 244 - 253
  • [7] Replication cache: A small fully associative cache to improve data cache reliability
    Zhang, W
    IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (12) : 1547 - 1555
  • [8] Object Placement for Fully Associative Cache
    Lin, Chun-Chieh
    Chen, Chuen-Liang
    EUC 2008: PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING, VOL 2, WORKSHOPS, 2008, : 480 - 485
  • [9] Set associative cache behavior optimization
    Doallo, R
    Fraguela, BB
    Zapata, EL
    EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 229 - 238
  • [10] A Fully Associative, Tagless DRAM Cache
    Lee, Yongjun
    Kim, Jongwon
    Jang, Hakbeom
    Yang, Hyunggyun
    Kim, Jangwoo
    Jeong, Jinkyu
    Lee, Jae W.
    2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2015, : 211 - 222