Implementation of the Standard Floating Point DWT Using IEEE 754 Floating Point MAC

被引：0

作者：

Rao, R. Prakash ^{[1
]}

Mani, P. Hara Gopal ^{[1
]}

Kumar, K. Ashok ^{[1
]}

Priyadarshini, B. Indira ^{[1
]}

机构：

[1] Matrusri Engn Coll, Elect & Commun Engn, Hyderabad, India

来源：

INTELLIGENT COMMUNICATION TECHNOLOGIES AND VIRTUAL MOBILE NETWORKS, ICICV 2019 | 2020年 / 33卷

关键词：

DWT; IEEE 754 floating point; Audio CODEC; Sigma-Delta ADC; FILTER BANKS; DISCRETE;

D O I：

10.1007/978-3-030-28364-3_13

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This work concentrates mainly for the implementation of Standard DWT using IEEE 754 floating point format. Currently, in the signal processing, for audio purpose the fixed point DWT is used as audio CODEC [1]. The main bottleneck of the fixed point DWT or the traditional DWT is the speed because at the input of the fixed point DWT the over-sampled ADC which is the Sigma-Delta ADC is used. The Sigma-Delta ADC can't give the speed more than 1 MHz because as the sampling rate increases, the step size decreases so that it takes more time to follow the analog signal which causes the limitation of the speed. Due to the speed limitation of ADC, the whole audio CODEC system which was designed by the fixed point DWT becomes slow even it has the capability to operate with a better speed. Hence, to optimize the system the FIR filters which are used to constitute the standard floating point DWT have been implemented in VLSI.

引用

页码：145 / 156

页数：12

共 50 条

[1] IMPLEMENTATION OF THE STANDARD FLOATING POINT MAC USING IEEE 754 FLOATING POINT ADDER
Rao, R. Prakash
Naveen, K.
Rao, N. Dhanunjaya
Ramya, P.
[J]. PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2018), 2018, : 717 - 722
[2] Vhdl Implementation Of IEEE 754 Floating Point Unit
Anjanasasidharan
Nagarajan, P.
[J]. 2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
[3] Revisions to the IEEE 754 standard for floating-point arithmetic
Schwarz, E
[J]. 16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, : 112 - 112
[4] FPGA Implementation of IEEE-754 Floating Point Karatsuba Multiplier
Kodali, Ravi Kishore
Gundabathula, Satya Kesav
Boppana, Lakshmi
[J]. 2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 300 - 304
[5] Hardware Implementation of Floating-point Operating Devices by Using IEEE-754 Binary Arithmetic Standard
San, Aung Myo
Yakunin, A. N.
[J]. PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1624 - 1630
[6] APPLICATIONS OF THE PROPOSED IEEE-754 STANDARD FOR FLOATING-POINT ARITHMETIC
HOUGH, D
[J]. COMPUTER, 1981, 14 (03) : 70 - 74
[7] Design Of Vedic IEEE 754 Floating Point Multiplier
Havaldar, Soumya
Gurumurthy, K. S.
[J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1131 - 1135
[8] A floating-point unit using stochastic arithmetic compliant with the IEEE-754 standard
Chotin, R
Mehrez, H
[J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 603 - 606
[9] IEEE Standard for Floating Point Numbers
Rajaraman, V.
[J]. RESONANCE-JOURNAL OF SCIENCE EDUCATION, 2016, 21 (01): : 11 - 30
[10] AN IEEE STANDARD FLOATING POINT CHIP
KOMAL, A
GOSKEL, K
DIODATO, PW
FIELDS, JA
GUMASTE, UV
KUNG, CK
LIN, KY
LEGA, ME
MAURER, PM
NG, TK
OH, YT
THIERBACH, ME
[J]. ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 18 - 19

← 1 2 3 4 5 →