Petri net based design of reconfigurable embedded real-time systems

被引:0
|
作者
Rust, C [1 ]
Stappert, F [1 ]
Bernhardi-Grisson, R [1 ]
机构
[1] Univ Paderborn, C Lab, D-33102 Paderborn, Germany
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
During the last years we have developed a methodology for the design of complex embedded real-time systems. The methodology supports the complete design flow reaching from modeling of embedded systems on a high level of abstraction over simulation and analysis down to the implementation on target platforms. In this paper, we describe our current work, which aims at opening the methodology for dynamically reconfigurable systems. We describe the main ideas for extending our formal model of High-Level Petri Nets in order to capture these systems. Furthermore, we describe our approach for timing analysis of these systems.
引用
收藏
页码:41 / 50
页数:10
相关论文
共 50 条
  • [21] A design strategy for real-time IoT systems based on Petri net with multi-connection and multi-task
    Bao, Yiqin
    Zheng, Hao
    Yang, Zhongxue
    [J]. INTERNATIONAL JOURNAL OF SENSOR NETWORKS, 2023, 43 (03) : 184 - 193
  • [22] An optimization based design for integrated dependable real-time embedded systems
    Islam, Shariful
    Suri, Neeraj
    Balogh, Andras
    Csertan, Gyoergy
    Pataricza, Andras
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2009, 13 (04) : 245 - 285
  • [23] A UML-based design methodology for real-time and embedded systems
    de Jong, G
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 776 - 779
  • [24] An optimization based design for integrated dependable real-time embedded systems
    Shariful Islam
    Neeraj Suri
    András Balogh
    György Csertán
    András Pataricza
    [J]. Design Automation for Embedded Systems, 2009, 13 : 245 - 285
  • [25] Design and implementation of a reconfigurable, embedded real-time face detection system
    Mariatos, V.
    Adaos, K. D.
    Alexiou, G. P.
    [J]. RSP 2007: 18TH IEEE/IFIP INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2007, : 65 - +
  • [26] A partitioning methodology that optimises the area on reconfigurable real-time embedded systems
    Tanougast, C
    Berviller, Y
    Weber, S
    Brunet, P
    [J]. EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2003, 2003 (06) : 494 - 501
  • [27] A Partitioning Methodology That Optimises the Area on Reconfigurable Real-Time Embedded Systems
    Camel Tanougast
    Yves Berviller
    Serge Weber
    Philippe Brunet
    [J]. EURASIP Journal on Advances in Signal Processing, 2003
  • [28] Ensuring real-time performance guarantees in dynamically reconfigurable embedded systems
    Tesanovic, A
    Amirijoo, M
    Nilsson, D
    Norin, H
    Hansson, J
    [J]. EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 131 - 141
  • [29] Dynamically reconfigurable monitoring in large scale real-time embedded systems
    Ahuja, S
    Yao, D
    Neema, S
    Bapty, T
    Shetty, S
    Nordstrom, SG
    [J]. PROCEEDINGS OF THE IEEE SOUTHEASTCON 2004: EXCELLENCE IN ENGINEERING, SCIENCE, AND TECHNOLOGY, 2005, : 327 - 332
  • [30] Real-time reconfigurable cache for low-power embedded systems
    Jheng, Geng-Cyuan
    Duh, Dyi-Rong
    Lai, Cheng-Nan
    [J]. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2010, 4 (3-4) : 235 - 247