Optimizing Power and Performance Trade-offs of MapReduce Job Processing with Heterogeneous Multi-Core Processors

被引:5
|
作者
Yan, Feng [1 ,2 ]
Cherkasova, Ludmila [1 ]
Zhang, Zhuoyao [3 ]
Smirni, Evgenia [2 ]
机构
[1] Hewlett Packard Labs, Palo Alto, CA 94304 USA
[2] Coll William & Mary, Williamsburg, VA 23187 USA
[3] Univ Penn, Philadelphia, PA 19104 USA
关键词
MapReduce; Hadoop; heterogeneous systems; scheduling; performance; power;
D O I
10.1109/CLOUD.2014.41
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Modern processors are often constrained by a given power budget that forces designers to consider different trade-offs, e.g., to choose between either many slow, power efficient cores, or fewer faster, power-hungry cores, or to select a combination of them. In this work, we design and evaluate a new Hadoop scheduler, called DyScale, that exploits capabilities offered by heterogeneous cores within a single multi-core processor for achieving a variety of performance objectives. A typical MapReduce workload contains jobs with different performance goals: large, batch jobs that are throughput oriented, and smaller interactive jobs that are response-time sensitive. Heterogeneous multi-core processors enable creating virtual resource pools based on the different core types for multi-class priority scheduling. These virtual Hadoop clusters, based on "slow" cores versus "fast" cores can effectively support different performance objectives that cannot be achieved in a Hadoop cluster with homogeneous processors. Using detailed measurements and extensive simulation study we argue in favor of heterogeneous multi-core processors as they provide performance means for "faster" processing of the small, interactive MapReduce jobs (up to 40% faster), while at the same time offer an improved throughput (up to 40% higher) for large, batch job processing.
引用
收藏
页码:240 / 247
页数:8
相关论文
共 50 条
  • [1] Optimizing Cost and Performance Trade-Offs for MapReduce Job Processing in the Cloud
    Zhang, Zhuoyao
    Cherkasova, Ludmila
    Loo, Boon Thau
    [J]. 2014 IEEE NETWORK OPERATIONS AND MANAGEMENT SYMPOSIUM (NOMS), 2014,
  • [2] Accuracy and Performance Trade-offs of Logarithmic Number Units in Multi-Core Clusters
    Schaffner, Michael
    Gautschi, Michael
    Gurkaynak, Frank K.
    Benini, Luca
    [J]. 2016 IEEE 23ND SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2016, : 95 - 103
  • [3] Analyzing energy/performance trade-offs with power capping for parallel applications on modern multi and many core processors
    Krzywaniak, Adam
    Proficz, Jerzy
    Czarnul, Pawel
    [J]. PROCEEDINGS OF THE 2018 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS (FEDCSIS), 2018, : 339 - 346
  • [4] Packaging of multi-core microprocessors: Trade-offs and potential solutions
    Muthana, P
    Swaminathan, M
    Tummala, R
    Sundaram, V
    Wan, LX
    Bhattacharya, S
    Raj, PM
    [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1895 - 1903
  • [5] Performance and Power Trade-offs for Cryptographic Applications in Embedded Processors
    Datsios, C.
    Keramidas, G.
    Serpanos, D.
    Soufrilas, P.
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (IEEE ISSPIT 2013), 2013, : 92 - 95
  • [6] Performance and Energy Trade-Offs for Parallel Applications on Heterogeneous Multi-Processing Systems
    Coutinho, Demetrios A. M.
    De Sensi, Daniele
    Lorenzon, Arthur Francisco
    Georgiou, Kyriakos
    Nunez-Yanez, Jose
    Eder, Kerstin
    Xavier-de-Souza, Samuel
    [J]. ENERGIES, 2020, 13 (09)
  • [7] Architecture Design Trade-offs among VLIW SIMD and Multi-core schemes
    Wang, Yaohua
    Chen, Shuming
    Zhang, Kai
    Chen, Hu
    Chen, Xiaowen
    [J]. 2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 1649 - 1658
  • [8] Power and Performance Trade-offs for Space Time Adaptive Processing
    Gawande, Nitin A.
    Manzano, Joseph B.
    Tumeo, Antonino
    Tallent, Nathan R.
    Kerbyson, Darren J.
    Hoisie, Adolfy
    [J]. PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 41 - 48
  • [9] Power and Performance Trade-Offs in Contemporary DRAM System Designs for Multicore Processors
    Zheng, Hongzhong
    Zhu, Zhichun
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (08) : 1033 - 1046
  • [10] Exploring energy-performance trade-offs for heterogeneous interconnect clustered VLIW processors
    Nagpal, Rahul
    Srikant, Y. N.
    [J]. HIGH PERFORMANCE COMPUTING - HIPC 2006, PROCEEDINGS, 2006, 4297 : 497 - +